

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

"Finny"



REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

08 JANUARY 2008

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	K2_MASTER	N/A
3	Power Block Diagram	K2_MASTER	N/A
4	BOM Configuration	K2_MASTER	N/A
5	Revision History	K2_MASTER	N/A
6	Power Conn / Alias	K2_MASTER	N/A
7	Functional / ICT Test	K2_MASTER	N/A
8	GROUNDING ALIASES	K2_MASTER	N/A
9	CPU FSB	K2_MASTER	N/A
10	CPU Power & Ground	K2_MASTER	N/A
11	CPU Decoupling & VID	K2_MASTER	N/A
12	eXtended Debug Port (XDP)	T9_MLB_NOME	11/06/2006
13	NB CPU Interface	T9_MLB	10/30/2006
14	NB PEG / Video Interfaces	T9_MLB	10/30/2006
15	NB Misc Interfaces	T9_MLB	01/21/2007
16	NB DDR2 Interfaces	T9_MLB	10/30/2006
17	NB Power 1	T9_MLB	10/30/2006
18	NB Power 2	T9_MLB	10/30/2006
19	NB Grounds	T9_MLB	10/30/2006
20	NB Standard Decoupling	K2_MASTER	N/A
21	NB Graphics Decoupling	K2_MASTER	N/A
22	SB Enet, Disk, FSB, LPC	T9_MLB_NOME	06/08/2007
23	SB PCI, PCIe, DMI, USB	T9_MLB_NOME	06/08/2007
24	SB Pwr Mgt, GPIO, Clink	T9_MLB_NOME	06/08/2007
25	SB Power & Ground	T9_MLB_NOME	06/08/2007
26	SB Decoupling	K2_MASTER	N/A
27	SB Misc	K2_MASTER	N/A
28	Clock (CK505)	K2_MASTER	N/A
29	Clock Termination	K2_MASTER	N/A
30	DDR2 SO-DIMM Connector A	K2_MASTER	N/A
31	DDR2 SO-DIMM Connector B	K2_MASTER	N/A
32	Memory Active Termination	K2_MASTER	N/A
33	PCI-E MiniCard Connector	K2_MASTER	N/A
34	Ethernet (Yukon)	K2_MASTER	N/A
35	YUKON/ULTRA SUPPORT	K2_MASTER	N/A
36	ETHERNET CONNECTOR	K2_MASTER	N/A
37	FW: 1394B CONTROLLER	K2_MASTER	N/A
38	FW: 1394B MISC	K2_MASTER	N/A
39	FIREWIRE CONNECTORS	K2_MASTER	N/A
40	PATA Connector	K2_MASTER	N/A
41	SATA Connectors	K2_MASTER	N/A
42	EXTERNAL USB CONNECTORS	K2_MASTER	N/A
43	Internal USB Connections	K2_MASTER	N/A
44	SMC	T9_MLB_NOME	12/15/2006
45	SMC Support	K2_MASTER	N/A

Page	Contents	Sync	Date
46	LPC+ Debug Connector	T9_MLB_NOME	06/08/2007
47	SMBUS CONNECTIONS	K2_MASTER	N/A
48	Current & Voltage Sensing	K2_MASTER	N/A
49	Thermal Sensors	K2_MASTER	N/A
50	HD AND OD FAN	K2_MASTER	N/A
51	CPU FAN	K2_MASTER	N/A
52	SPI BootROM	T9_MLB_NOME	06/08/2007
53	POWER SEQUENCING BLOCK DIAGRAM	K2_MASTER	N/A
54	PGOOD and Power Sequencing	K2_MASTER	N/A
55	IMVP6 CPU VCore Regulator	K2_MASTER	N/A
56	IMVP6 3RD PHASE	K2_MASTER	N/A
57	1.5V / 1.05V SUPPLIES	K2_MASTER	N/A
58	1.25V / MCH CORE SUPPLIES	K2_MASTER	N/A
59	1.8V S3 / 0.9V S0 SUPPLIES	K2_MASTER	N/A
60	5V S5 / 3.3V S3 SUPPLIES	K2_MASTER	N/A
61	3.3V / 2.5V POWER SUPPLIES	K2_MASTER	N/A
62	S3 & S0 FETS	K2_MASTER	N/A
63	MXM PCI-E & PWR	K2_MASTER	N/A
64	MXM I/O	K2_MASTER	N/A
65	INTERNAL DISPLAY CONNS	K2_MASTER	N/A
66	Analog Video Support	K2_MASTER	N/A
67	External Display Conns	K2_MASTER	N/A
68	MLB: AUDIO CONNECTOR	K2_MASTER	N/A
69	CPU/FSB Constraints	T9_MLB	09/27/2006
70	NB Constraints	T9_MLB	09/27/2006
71	Memory Constraints	T9_MLB	09/27/2006
72	SB Constraints (1 of 2)	T9_MLB	09/27/2006
73	SB Constraints (2 of 2)	(MASTER)	(10/02/2006)
74	Clock Constraints	T9_MLB	09/27/2006
75	FireWire & SMC Constraints	T9_MLB	09/27/2006
76	M72/M78 SPECIFIC CONSTRAINTS	T9_MLB	09/27/2006
77	M72/M78 RULE DEFINITIONS	T9_MLB	09/27/2006
78	Cross Reference Page		
79	Cross Reference Page		
80	Cross Reference Page		
81	Cross Reference Page		
82	Cross Reference Page		
83	Cross Reference Page		
84	Cross Reference Page		
85	Cross Reference Page		
86	Cross Reference Page		

DRAWING
TITLE=M72
ABBREV=DRAWING
LAST_MODIFIED=Thu Jan 8 14:37:55 2008

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	METRIC		 APPLE INC.	
	DRAFTER <input checked="" type="checkbox"/>	DESIGN CK <input checked="" type="checkbox"/>	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	ENG APPD <input checked="" type="checkbox"/>	MFG APPD <input checked="" type="checkbox"/>		
	QA APPD <input checked="" type="checkbox"/>	DESIGNER <input checked="" type="checkbox"/>		
RELEASE <input checked="" type="checkbox"/>	SCALE NONE	TITLE SCH, "Finny", MLB		
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7388	REV. A
			SHT 1 OF 118	

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9183	PCBA, K3, MLB, BEST	24_INCH_LCD, 2P8GHZ_CPU, BASIC, CR_STD, 12V_PWR_SENSE
630-9215	PCBA, K3, MLB, CTO	24_INCH_LCD, 3P06GHZ_CPU, BASIC, CR_STD, 12V_PWR_SENSE
607-2079	K3 MLB DEVELOPMENT	DEVELOPMENT, XDP_CONN, LPCPLUS

BOM NUMBER	BOM NAME	BOM OPTIONS
630-8956	PCBA, MLB, K2, GOOD	20_INCH_LCD, 2P4GHZ_CPU, BASIC, CR_STD, K2_GOOD
630-9214	PCBA, MLB, K2, BETTER	20_INCH_LCD, 2P66GHZ_CPU, BASIC, CR_STD, 12V_PWR_SENSE, K2_BETTER
607-1336	K2 MLB DEVELOPMENT	DEVELOPMENT, XDP_CONN, LPCPLUS

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP, ALTERNATE, COMMON, XDP, MXM_ROM, NBCFG_PEG_REVERSE, TMDS_RES_0_OHM, MXM_PWR_SENSE, 2V5_S0_REG, CPU_TDIODE, PRODUCTION

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3582	1	IC, PDC, PRQ, CO, 3.06G, 1066FSB, 6M, 55W, PDA	CPU	CRITICAL	3P06GHZ_CPU
337S3581	1	IC, PDC, PRQ, CO, 2.8G, 1066FSB, 6M, 55W, PDA	CPU	CRITICAL	2P8GHZ_CPU
337S3580	1	IC, PDC, PRQ, CO, 2.66G, 1066FSB, 6M, 55W, PDA	CPU	CRITICAL	2P66GHZ_CPU
337S3579	1	IC, PDC, PRQ, CO, 2.4G, 1066FSB, 6M, 55W, PDA	CPU	CRITICAL	2P4GHZ_CPU

MISC.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
155S0306	4	FLTR, CHN MDE, 90 OHM, 200MA, LF2012	L9400, L9401, L9402, L9403	CRITICAL	TMDS_CHOKE
116S0004	8	RES, 0-OHM, 1/16W, 5%, 0402	R9400, R9402, R9403, R9404, R9405, R9408, R9409, R9415		TMDS_RES_0_OHM

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0569	1	IC, NB, CRESTLINE, XM, CO, PRQ	U1400	CRITICAL	
338S0434	1	IC, SB, ICH8M, B1, PRQ	U2300	CRITICAL	
338S0523	1	IC, FW643-06, 1394B	U4000	CRITICAL	
359S0130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB, FAB, IO ALIGNMENT, M72	IO1	CRITICAL	
825-6447	1	MLB LABEL, 48.0X4.8	X14	CRITICAL	
341T0112	1	EFI ROM, K2/K3	U6100	CRITICAL	

PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7388	1	PCB, SCHEM, MLB, K2	SCH1		20_INCH_LCD
820-2223	1	PCB, FAB, MLB, K2, HF	MLB1		20_INCH_LCD
341T0113	1	IC, SMC, K2	U4900	CRITICAL	20_INCH_LCD
114S0312	1	RES, 9.31K, 0402, 1%, 1/16W, LF	R7117		20_INCH_LCD
132S0205	1	CAP, CER, 270PF, 10%, 50V, 0402	C7113		20_INCH_LCD
132S0178	1	CAP, CER, 0.47UF, 10%, 6.3V, 0402	C7128		20_INCH_LCD
132S0082	1	CAP, CER, 0.068UF, 10%, 10V, 0402	C7134		20_INCH_LCD
335S0155	1	IC, 2K 12C EEPROM, BLANK	U8570	CRITICAL	20_INCH_LCD

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602			CAP
124-0369	124-0363	C7109, C7154, C7254, C7340, C7440	C7480, C7530, C7532	CAP
124-0371	124-0363	C7109, C7154, C7254, C7340, C7440	C7480, C7530, C7532	CAP
124-0361	124-0370		C7490, C7491	CAP
126S0118	126S0086	C1235, C2100, C2120, C2130	C2140	CAP
126S0119	126S0092		C625	CAP
128S0197	128S0114	C1251, C1252, C1253, C1254	C1255	CAP
152S0759	152S0317		L2173	INDUCTOR
152S0758	152S0488		L2703	INDUCTOR
371S0464	371S0154		D7624, D7664	DIODES
359S0142	359S0130		U2900	CLOCK CHIP
155S0232	155S0289	FL4300, FL4312, L4612, L4622	L4632	CHOKE

BOM Configuration

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7388	A
SCALE	SHT	OF
NONE	4	118

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Revision History

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7388	A
SCALE	SHT	OF
NONE	5	118

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1



"S0" RAILS
ONLY ON IN RUN

"S3" RAILS
ON IN RUN AND SLEEP

"S5" RAILS
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

EMC: C600, C626, C627, C628, C629, C630, C631
PLACE AT J600.

- PP0V9_S0 = PP0V9_S0M_MEM_TERM
- PPV09_S0 = PPV09_S0M_MEM_TERM
- PPV09_S0 CPU
- PP1V8_S0 = PP1V8_S0_MXM
- PP2V5_S0 = PP2V5_S0_MXM
- PPMCH_CORE_S0
- PP1V05_S0 = PP1V05_S0M_NB_VCCAXM
- PP1V05_S0 NB_PCIE
- PP1V05_S0 NB_FOLLOW
- PP1V05_S0 NB
- PP1V05_S0 CPU
- PP1V25R1V05_S0_FSB_NB
- PP1V25R1V05_S0_NB_VTT
- PP1V05_S0 SB_CPU_IO
- PP1V5_S0 = PP1V5_S0_CPU
- PP1V5_S0 NB_TVDC
- PP1V5_S0 SB_VCC1_5_A_ARX
- PP1V5_S0 SB_VCC1_5_A_ATX
- PP1V5_S0 SB_VCC5BPLL
- PP1V5_S0 SB_VCC1_5_A_USB_CORE
- PP1V5_S0 SB_VCC1_5_A
- PP1V5_S0 SB
- PP1V5_S0 MINI
- PP1V25_S0 = PP1V25_S0_NB_VCCDMI
- PP1V25_S0 NB_VCCA
- PP1V25_S0M_NB_VCC
- PP1V25_S0 NB_PLL
- PP1V25_S0 NB_VCC
- PP1V25_S0M_NB_PLL
- PP1V25_S0 SB_DMI
- PP3V3_S0 = PP3V3_S0_NB_VCCHV
- PP3V3_S0 SB
- PP3V3_S0 SB_GPIO
- PP3V3_S0 SB_VCCLAN3_3
- PP3V3_S0 SB_VCC3_3_PCI
- PP3V3_S0 SB_VCC3_3_IDE
- PP3V3_S0 SB_PCI
- PP3V3_S0 SB_PM
- PP3V3_S0_PATA
- PP3V3_S0_FAN
- PP3V3_S0_FAN
- PP3V3_S0 MEM
- PP3V3_S0 IMVP
- PP3V3_S0_AUDIO
- PP3V3_S0_LPCPLUS
- PP3V3_S0_SMBUS_SB
- PP3V3_S0_SMC_LS
- PP3V3_S0_SMBUS_SMC_0_S0
- PP3V3_S0_SMBUS_SMC_B_S0
- PP3V3_S0_SMBUS_SMC_MGMT
- PP3V3_S0_CK505
- PP3V3_S0_MXM
- PP3V3_S0_SATALED
- PP3V3_S0M_CK505
- PP3V3_S0MWB_SB_CLINK0
- PP3V3_S0 SB_VCC3_3_DMI
- PP3V3_S0 SB_VCC3_3_SATA
- PP3V3_S0 SB_VCC3_3_VCCPCORE
- PP3V3R1V5_S0 SB_VCCHDA
- PP3V3_S0MWB_SB_VCCLAN3_3
- PP3V3_S0MWB_SB_VCCCL3_3
- PP3V3_S0_TSENS
- PP3V3_S0_SMC
- PP3V3_S0 NB_VCCA_PEG_BG
- PP3V3_S0 NB_FOLLOW
- PP3V3_S0_VIDEO
- PP3V3_S0_ENET
- PP5V_S0 = PP5V_S0_SB
- PP5V_S0_PATA
- PP5V_S0_LPCPLUS
- PP5V_S0_AUDIO
- PP5V_S0_SATA
- PPV_S0_LCD_20INCH
- PP12V_S0 = PP12V_S0_FAN
- PP12V_S0_CPU
- PPV_S0_LCD_24INCH
- PPV_S0_MXM_PWSRC
- PP3V3_S5 = PP3V3_S5_SB
- PP3V3_S5_SB_USB
- PP3V3_S5_SB_PM
- PP3V3_S5_SB_VCCSUS3_3
- PP3V3_S5_SB_VCCSUS3_3_USB
- PP3V3_S5_SMBUS_SB_ME
- PP3V3_S5_FW
- PP3V3_S5_SMC
- PP3V3_S5_ROM
- PP3V3_S5_SB_GPIO
- PP3V3_S5_SB_CLINK1
- PP3V3_S5_SB_3V3_VCCSUSHDA
- PP3V3_S5_LPCPLUS
- PP3V3_S5_SMBUS_SMC_BSA
- PP3V3_S5_FAN
- PP3V3_S5_SMCBMMUX
- PP3V3_S5_SMBUS_SMC_A_S5
- PP5V_S5 = PP5V_S5_SB
- PPVIN_S5_SMCVREF
- PP5V_S5_USB
- PP12V_S5 = PP12V_S5_FET
- PP12V_S5_FW

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 910OHM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE	SHEET	OF	REV.
NONE	6	118	A

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

LAYOUT NOTE: PLACE NEAR J1000

LAYOUT NOTE: PLACE NEAR U1400

LAYOUT NOTE: PLACE NEAR U3700

Table of testpoints for MAC-1 & ICT, columns 8 and 7. Includes items like FSB A L<6>, CPU INIT L, CPU A20M L, etc.

Table of testpoints for MAC-1 & ICT, columns 6 and 5. Includes items like FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, etc.

Table of testpoints for MAC-1 & ICT, columns 4 and 3. Includes items like PCIE CLK100M ENET P, PCIE ENET R2D P, ENET RESET L, etc.

Table of testpoints for MAC-1 & ICT, columns 2 and 1. Includes items like =PP3V3 S5 LPCPLUS, =PP5V S0 LPCPLUS, FWH INIT L, etc.

LAYOUT NOTE: PLACE NEAR U2100

Table of testpoints for MAC-1 & ICT, columns 8 and 7. Includes items like SB CLK100M SATA P, IDE PDIOR L, PCIE MINI D2R P, etc.

LAYOUT NOTE: PLACE NEAR U4000

Table of testpoints for MAC-1 & ICT, columns 6 and 5. Includes items like FSB BNR L, FSB BREQ0 L, FSB DBSY L, etc.

LAYOUT NOTE: PLACE NEAR U4900

Table of testpoints for MAC-1 & ICT, columns 4 and 3. Includes items like PCI CLK33M SMC, SMC LRESET L, SMC RESET L, etc.

LAYOUT NOTE: PLACE NEAR U4900

Table of testpoints for MAC-1 & ICT, columns 2 and 1. Includes items like =PP0V9 S3M MEM NBVREPA, =PP0V9 S3M MEM NBVREPB, MEM A DQ<7>, etc.

Table of testpoints for MAC-1 & ICT, columns 8 and 7. Includes items like CLINK NB_CLK, CLINK NB_DATA, PEG D2R P<7>, etc.

Table of testpoints for MAC-1 & ICT, columns 6 and 5. Includes items like MEM B DQ<6>, MEM B DQ<8>, MEM B DQ<23>, etc.

Table of testpoints for MAC-1 & ICT, columns 4 and 3. Includes items like MEM B DQ<25>, MEM B DQ<38>, MEM B DQ<44>, etc.



Table of testpoints for MAC-1 & ICT, columns 2 and 1. Includes items like MEM B DQ<48>, MEM B DQ<62>, MEM B DQS P<0>, etc.

Table of testpoints for MAC-1 & ICT, columns 8 and 7. Includes items like CLINK NB_CLK, CLINK NB_DATA, PEG D2R N<7>, etc.

Table of testpoints for MAC-1 & ICT, columns 6 and 5. Includes items like MEM B DQS N<5>, MEM B DQS N<6>, MEM B DQS N<7>, etc.

Table of testpoints for MAC-1 & ICT, columns 4 and 3. Includes items like MEM B DQS N<6>, MEM B DQS N<7>, MEM B DQS N<7>, etc.

Table of testpoints for MAC-1 & ICT, columns 2 and 1. Includes items like MEM B DQS N<7>, MEM B DQS N<7>, MEM B DQS N<7>, etc.



Functional / ICT Test
SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
SIZE D DRAWING NUMBER 051-7388 REV. A
SCALE NONE SHEET 7 OF 118

8

7

6

5

4

3



2

1


GND RAILS



CHASSIS GND



NOTE:
 PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

GROUNDING ALIASES

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7388	A
SCALE	SHT	OF
NONE	9	118

8

7

6


5

4

3

2

1



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU FSB

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHEET		OF
NONE	10		118

D

C

B

A



NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU Power & Ground

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT 11 OF 118		
NONE			

CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805


93 11 4 =PPVCORE_S0_CPU

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE



LAYOUT NOTE:
PLACE ON BOTTOMSIDE


CPU VCORE VID CONNECTIONS

Resistors to allow for override of CPU VID
Will probably be removed before production



VCCA (CPU AVdd) DECOUPLING


11 4 =PP1V5_S0_CPU 1x 10uF, 1x 0.01uF



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING

90 13 11 10 4 =PP1V05_S0_CPU



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7388	A
SCALE	SHT	OF
NONE	12	118

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.




← Direction of XDP module
Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)
SYNC_MASTER=T9_MLB_NAME SYNC_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT 13 OF 118		
NONE			



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7388	REV. A
	SCALE NONE	SHT 14	OF 118

LVDS Disable
 Can leave all signals NC if LVDS is not implemented.
 Tie VCC_TX_LVDS and VCCA_LVDS to GND.
 If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.



TV-Out Disable / CRT Enable
 Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
 Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
 Can tie the following rails to GND:
 VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCCD_SYNC.

NOTE: Must keep VCCD_TVxDAC powered and filtered at all times!

Internal Graphics Disable
 Follow instructions for LVDS and CRT & TV-Out Disable above.
 Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
 Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
 Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
 Tie VCCA_DPLL and VCCA_DPLL to VCC (VCore).
 Tie VCC_AXG and VCC_AXG_NCTF to GND.
 Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
 SDVO_INT#
 SDVO_FLDSTALL#

SDVO_TVCLKIN
 SDVO_INT
 SDVO_FLDSTALL

SDVOB_RED#
 SDVOB_GREEN#
 SDVOB_BLUE#
 SDVOB_CLKN
 SDVOC_RED#
 SDVOC_GREEN#
 SDVOC_BLUE#
 SDVOC_CLKN

SDVOB_RED
 SDVOB_GREEN
 SDVOB_BLUE
 SDVOB_CLKP
 SDVOC_RED
 SDVOC_GREEN
 SDVOC_BLUE
 SDVOC_CLKP


NB PEG / Video Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	NONE	SHT	15 OF 118




NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed Low = Normal
NB_CFG<20>	High = Both active Low = Only SDVO or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation





NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access




TP_NB_RSVD<1>	R36	RSVD1
TP_NB_RSVD<2>	P37	RSVD2
TP_NB_RSVD<3>	R35	RSVD3
TP_NB_RSVD<4>	N35	RSVD4
TP_NB_RSVD<5>	AR12	RSVD5
TP_NB_RSVD<6>	AR13	RSVD6
TP_NB_RSVD<7>	AR12	RSVD7
TP_NB_RSVD<8>	AR11	RSVD8
TP_NB_RSVD<9>	V12	RSVD9
TP_NB_RSVD<10>	AR37	RSVD10
TP_NB_RSVD<11>	AR36	RSVD11
TP_NB_RSVD<12>	AL36	RSVD12
TP_NB_RSVD<13>	AR37	RSVD13
TP_NB_RSVD<14>	D20	RSVD14
TP_NB_RSVD<20>	H10	RSVD20
TP_NB_RSVD<21>	B51	RSVD21
TP_NB_RSVD<22>	B20	RSVD22
TP_NB_RSVD<23>	BK22	RSVD23
TP_NB_RSVD<24>	B19	RSVD24
TP_NB_RSVD<25>	BK20	RSVD25
TP_NB_RSVD<26>	BK18	RSVD26
TP_NB_RSVD<27>	B18	RSVD27
TP_MEM_CLKP2	B23	SM_CK2
TP_MEM_CLKN2	B23	SM_CK2*
TP_MEM_CLKP5	B23	SM_CK5
TP_MEM_CLKN5	B24	SM_CK5*
MEM_A_A<14>	B28	SA_MA14
MEM_B_A<14>	BK24	SB_MA14
TP_NB_RSVD<34>	BK39	RSVD34
TP_NB_RSVD<35>	AR20	RSVD35
TP_NB_RSVD<36>	BK20	RSVD36
TP_LVDS_A_DATAP3	C48	RSVD37
TP_LVDS_B_DATAP3	D47	RSVD38
TP_LVDS_B_DATAN3	H48	RSVD39
TP_LVDS_B_DATAP3	C44	RSVD40
TP_NB_RSVD<41>	A35	RSVD41
TP_NB_RSVD<42>	B37	RSVD42
TP_NB_RSVD<43>	B36	RSVD43
TP_NB_RSVD<44>	B34	RSVD44
TP_NB_RSVD<45>	C34	RSVD45
NB_BSEL<0>	F27	CFG0
NB_BSEL<1>	N27	CFG1
NB_BSEL<2>	N24	CFG2
NB_CFG<3>	G21	CFG3 IPU
NB_CFG<4>	C21	CFG4 IPU
NB_CFG<5>	F23	CFG5 IPU
NB_CFG<6>	N23	CFG6 IPU
NB_CFG<7>	G23	CFG7 IPU
NB_CFG<8>	J20	CFG8 IPU
NB_CFG<9>	C20	CFG9 IPU
TP_NB_CFG<10>	E24	CFG10 IPU
TP_NB_CFG<11>	L23	CFG11 IPU
TP_NB_CFG<12>	J23	CFG12 IPU
TP_NB_CFG<13>	E23	CFG13 IPU
TP_NB_CFG<14>	E20	CFG14 IPU
TP_NB_CFG<15>	E23	CFG15 IPU
NB_CFG<16>	M20	CFG16 IPU
TP_NB_CFG<17>	M24	CFG17 IPU
TP_NB_CFG<18>	L22	CFG18 IPD
TP_NB_CFG<19>	N13	CFG19 IPD
NB_CFG<20>	L35	CFG20 IPD
PM_BMBUSY_L	G41	PM_BMBUSY*
CPU_DPRSTP_L	L39	PM_DPRSTP*
VR_PWRGOOD_DELAY	AM49	PWROK
NB_RESET_L	AV20	RSTIN*
PM_THRMTRIP_L	N20	THERMTRIP*
PM_DPRSLPVR	G16	DPRSLPVR
TP_NB_NC<1>	B51	NC1
TP_NB_NC<2>	BK51	NC2
TP_NB_NC<3>	BK50	NC3
TP_NB_NC<4>	B150	NC4
TP_NB_NC<5>	B149	NC5
TP_NB_NC<6>	B13	NC6
TP_NB_NC<7>	B12	NC7
TP_NB_NC<8>	B11	NC8
TP_NB_NC<9>	B11	NC9
TP_NB_NC<10>	B1	NC10
TP_NB_NC<11>	A5	NC11
TP_NB_NC<12>	C51	NC12
TP_NB_NC<13>	H50	NC13
TP_NB_NC<14>	A50	NC14
TP_NB_NC<15>	A49	NC15
TP_NB_NC<16>	BK2	NC16

SM_CK0	AV23	MEM_CLK_P<0>	Q50	31 102
SM_CK1	BK23	MEM_CLK_P<1>	Q50	31 102
SM_CK3	AV23	MEM_CLK_P<3>	Q50	32 102
SM_CK4	AV23	MEM_CLK_P<4>	Q50	32 102
SM_CK0*	AV20	MEM_CLK_N<0>	Q50	31 102
SM_CK1*	BK23	MEM_CLK_N<1>	Q50	31 102
SM_CK3*	AV25	MEM_CLK_N<3>	Q50	32 102
SM_CK4*	AV23	MEM_CLK_N<4>	Q50	32 102
SM_CKE0	BK23	MEM_CKE<0>	Q50	31 33 102
SM_CKE1	AV32	MEM_CKE<1>	Q50	31 33 102
SM_CKE3	BK33	MEM_CKE<3>	Q50	32 33 102
SM_CKE4	BK37	MEM_CKE<4>	Q50	32 33 102
SM_CS0*	BK20	MEM_CS_L<0>	Q50	31 33 102
SM_CS1*	BK16	MEM_CS_L<1>	Q50	31 33 102
SM_CS2*	BK16	MEM_CS_L<2>	Q50	32 33 102
SM_CS3*	BK13	MEM_CS_L<3>	Q50	32 33 102
SM_ODT0	H18	MEM_ODT<0>	Q50	31 33 102
SM_ODT1	BK15	MEM_ODT<1>	Q50	31 33 102
SM_ODT2	BK14	MEM_ODT<2>	Q50	32 33 102
SM_ODT3	BK16	MEM_ODT<3>	Q50	32 33 102
SM_RCOMP	BK15	MEM_RCOMP	Q50	31 33 102
SM_RCOMP*	BK14	MEM_RCOMP_L	Q50	31 33 102
SM_RCOMP_VOH	BK31	MEM_RCOMP_VOH	Q50	31 33 102
SM_RCOMP_VOL	BK31	MEM_RCOMP_VOL	Q50	31 33 102
SM_VREF0	AW4		Q50	7 22
SM_VREF1	AW4		Q50	7 22
DPLL_REF_CLK	B42	=NB_CLK96M_DOT_P	Q50	22
DPLL_REF_CLK*	C42	=NB_CLK96M_DOT_N	Q50	22
DPLL_REF_SSCLK	H48	=NB_CLK100M_DPLLSS_P	Q50	22
DPLL_REF_SSCLK*	H47	=NB_CLK100M_DPLLSS_N	Q50	22
PEG_CLK	K44	NB_CLK100M_PCIE_P	Q50	7 30 105
PEG_CLK*	K45	NB_CLK100M_PCIE_N	Q50	7 30 105
		Clk used for PEG and DMI		
DMI_RXN0	AW47	DMI_S2N_N<0>	Q50	7 24 101
DMI_RXN1	AW38	DMI_S2N_N<1>	Q50	24 101
DMI_RXN2	AW42	DMI_S2N_N<2>	Q50	24 101
DMI_RXN3	AW46	DMI_S2N_N<3>	Q50	24 101
DMI_RXP0	AW47	DMI_S2N_P<0>	Q50	7 24 101
DMI_RXP1	AW39	DMI_S2N_P<1>	Q50	24 101
DMI_RXP2	AW41	DMI_S2N_P<2>	Q50	24 101
DMI_RXP3	AW45	DMI_S2N_P<3>	Q50	24 101
DMI_TXN0	AW46	DMI_N2S_N<0>	Q50	7 24 101
DMI_TXN1	AW41	DMI_N2S_N<1>	Q50	24 101
DMI_TXN2	AW40	DMI_N2S_N<2>	Q50	24 101
DMI_TXN3	AW44	DMI_N2S_N<3>	Q50	24 101
DMI_TXP0	AW47	DMI_N2S_P<0>	Q50	7 24 101
DMI_TXP1	AW42	DMI_N2S_P<1>	Q50	24 101
DMI_TXP2	AW43	DMI_N2S_P<2>	Q50	24 101
DMI_TXP3	AW43	DMI_N2S_P<3>	Q50	24 101
GFX_VID0	B35	GFX_VID<0>	Q50	22
GFX_VID1	A39	GFX_VID<1>	Q50	22
GFX_VID2	C38	GFX_VID<2>	Q50	22
GFX_VID3	B39	GFX_VID<3>	Q50	22
GFX_VID4	B39	GFX_VID<4>	Q50	22
GFX_VR_EN	B36	=GFX_VR_EN	Q50	22
CL_CLK	AW42	CLINK_NB_CLK	Q50	7 25 104
CL_DATA	AK50	CLINK_NB_DATA	Q50	7 25 104
CL_PWROK	AW43	=NB_CLINK_MPWROK	Q50	22
CL_RST*	AW49	CLINK_NB_RESET_L	Q50	7 25 104
CL_VREF	AW50	=NB_CLINK_VREF	Q50	25 104
SDVO_CTRL_CLK	H36	SDVO_CTRLCLK	Q50	22
SDVO_CTRL_DATA	H36	SDVO_CTRLDATA	Q50	22
CLKREQ*	G39	NB_CLKREQ_L	Q50	25 30
ICH_SYNC*	G40	NB_SB_SYNC_L	Q50	25
TEST1	A37	NB_TEST1	Q50	
TEST2	B32	NB_TEST2	Q50	



NOTE: GMCH CL_PWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CL_PWROK to PWROK.

NB Misc Interfaces		
SYNC_MASTER=T9_MLB	SYNC_DATE=01/21/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		




NB DDR2 Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7388	REV. A
	SCALE NONE	SHEET 17 OF 118	




Current numbers from Crestline EDS, doc #21749.

NB Power 1
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-7388	REV. A
	SHEET 18 OF 118		






www.laptop-schematics.com

Crestline Thermal Diode Pins
Mainly for investigation. If not used,
alias these nets directly to GND.

NB Grounds
SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	20	118	



NB Standard Decoupling

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	21	118	

8

7

6

5

4





3

2

1

NOTE: SANTA ROSA DESIGN GUIDE REV 1.5 P. 227-228 TABLE 95

NOTE: SANTA ROSA DESIGN GUIDE REV 1.5 P. 227-228 TABLE 95



NB Graphics Decoupling
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	22	118	

8

7

6


5

4

3

2

1



D

C

B

A

D

C

B


A

HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED Pds
HDA_SDOOT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC		
SYNC_MASTER=T9_MLB_NONE	SYNC_DATE=06/08/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE INC.	SIZE D	DRAWING NUMBER 051-7388	REV. A
	SCALE NONE	SHT 23	OF 118

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S




www.laptop-schematics.com

NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.



NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = H. SPI_CS# HAS INT PU (NOMINAL = 20K, SIMULATION = 15K-35K)




SB PCI, PCIe, DMI, USB
 SYNC_MASTER=T9_MLB_NOME SYNC_DATE=06/08/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1






Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

NOTE:
VccHDA and VccSusHDA can be 1.5V or 3.3V
depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.



SB Power & Ground		
SYNC_MASTER=T9_MLB_NOME	SYNC_DATE=06/08/2007	
NOTICE OF PROPRIETARY PROPERTY		
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small> I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	26	118	



SB Decoupling

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHEET	OF	TOTAL
NONE	27	118	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


RTC Power Sources




SB RTC Crystal



CPU VCORE FORCEPSI UNUSED




VRMPWRGD INVERTER



Platform Reset Connections

Unbuffered




UNUSED PCI BUS

- PCI Ad<0> == MAKE_BASE=TRUE TP PCI AD 0
- PCI Ad<1> == MAKE_BASE=TRUE TP PCI AD 1
- PCI Ad<2> == MAKE_BASE=TRUE TP PCI AD 2
- PCI Ad<3> == MAKE_BASE=TRUE TP PCI AD 3
- PCI Ad<4> == MAKE_BASE=TRUE TP PCI AD 4 NO_TEST=TRUE
- PCI Ad<5> == MAKE_BASE=TRUE TP PCI AD 5
- PCI Ad<6> == MAKE_BASE=TRUE TP PCI AD 6
- PCI Ad<7> == MAKE_BASE=TRUE TP PCI AD 7
- PCI Ad<8> == MAKE_BASE=TRUE TP PCI AD 8
- PCI Ad<9> == MAKE_BASE=TRUE TP PCI AD 9
- PCI Ad<10> == MAKE_BASE=TRUE TP PCI AD 10
- PCI Ad<11> == MAKE_BASE=TRUE TP PCI AD 11
- PCI Ad<12> == MAKE_BASE=TRUE TP PCI AD 12
- PCI Ad<13> == MAKE_BASE=TRUE TP PCI AD 13
- PCI Ad<14> == MAKE_BASE=TRUE TP PCI AD 14
- PCI Ad<15> == MAKE_BASE=TRUE TP PCI AD 15
- PCI Ad<16> == MAKE_BASE=TRUE TP PCI AD 16
- PCI Ad<17> == MAKE_BASE=TRUE TP PCI AD 17
- PCI Ad<18> == MAKE_BASE=TRUE TP PCI AD 18
- PCI Ad<19> == MAKE_BASE=TRUE TP PCI AD 19
- PCI Ad<20> == MAKE_BASE=TRUE TP PCI AD 20
- PCI Ad<21> == MAKE_BASE=TRUE TP PCI AD 21
- PCI Ad<22> == MAKE_BASE=TRUE TP PCI AD 22
- PCI Ad<23> == MAKE_BASE=TRUE TP PCI AD 23
- PCI Ad<24> == MAKE_BASE=TRUE TP PCI AD 24
- PCI Ad<25> == MAKE_BASE=TRUE TP PCI AD 25
- PCI Ad<26> == MAKE_BASE=TRUE TP PCI AD 26
- PCI Ad<27> == MAKE_BASE=TRUE TP PCI AD 27
- PCI Ad<28> == MAKE_BASE=TRUE TP PCI AD 28
- PCI Ad<29> == MAKE_BASE=TRUE TP PCI AD 29
- PCI Ad<30> == MAKE_BASE=TRUE TP PCI AD 30
- PCI Ad<31> == MAKE_BASE=TRUE TP PCI AD 31
- PCI C BE L<0> == MAKE_BASE=TRUE TP PCI C BE L 0
- PCI C BE L<1> == MAKE_BASE=TRUE TP PCI C BE L 1
- PCI C BE L<2> == MAKE_BASE=TRUE TP PCI C BE L 2
- PCI C BE L<3> == MAKE_BASE=TRUE TP PCI C BE L 3
- PCI_RST L == MAKE_BASE=TRUE TP PCI_RST L
- PCI_PAR == MAKE_BASE=TRUE TP PCI_PAR



NO TEST DUE TO ROUTING

- TP LAN D2R<2> NO_TEST=TRUE
- TP CLINK WLAN DATA NO_TEST=TRUE
- PCI_SERR L NO_TEST=TRUE

RE-PURPOSED GPIOs




UNUSED GPIOs



SB Misc
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	28	118	



NEED TO CHECK CAP VALUE

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

(*) CLKREQ# internal pull-ups only on SLG8LP536/7, not CY28545-5.

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
(Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:
SYNCED FROM T9_MLB_NOME
ADDED 475-OHM RESISTOR TO NB_CLKREQ_L PER INTEL
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

Clock (CK505)

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CLK Termination




(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD



NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

CLKREQ Controls

Silego SL8GLP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



Unused Clocks



Clock Termination

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7388	A
SCALE	SHT	OF
NONE	30	118



Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	31	118	

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector

D

D

C


C

B

B

A

A





Memory Active Termination
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT		OF
NONE	33		118



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



STANDOFF FOR J3400
CRITICAL



PCI-E MiniCard Connector
SYNC_MASTER=K2_MASTER SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE		SHT	OF
NONE		34	118

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V9R2V5_ENET_PHY (2.5V / 1.8V)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBL (See note by pin)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S2060	1	IC_FLASH_88E8058_ETHERNET_VPD_1IC_S08	U3780	CRITICAL	

Ethernet (Yukon)
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT 37 OF 118		
NONE			

D

D

C

C


B

B


A

A

YUKON 1.9V SUPPLY



YUKON 1.2 RAIL SUPPLY



YUKON T9 ALIASES

- 37 TP_YUKON_CTRL18 == ENET_CTRL19 38
MAKE_BASE=TRUE
- 37 TP_YUKON_CTRL12 == ENET_CTRL12 38
MAKE_BASE=TRUE
- 37 =ENET_VMAIN_AVLBL == =PP3V3_S0_ENET 6


YUKON/ULTRA SUPPORT
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	38	118	

www.laptop-schematics.com




www.laptop-schematics.com

www.laptop-schematics.com



NOTE: N AND P SWAPPED FOR ROUTING!!!

NOTE: N AND P SWAPPED BACK FOR HUB COMPATABILITY!!!



ETHERNET CONNECTOR

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT 39 OF 118		
NONE			

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



LAYOUT NOTE: PLACE C4010, C4011 CLOSE TO SOUTHBRIDGE(U2300)

C4010 12% 16V XSR 402 PCIE_FW_R2D_C_N 42 104
0.1UF

C4011 12% 16V XSR 402 PCIE_FW_R2D_C_P 42 104
0.1UF

LAYOUT NOTE: PLACE C4020, C4021 CLOSE TO FW643(U4000)

C4020 12% 16V XSR 402 PCIE_FW_D2R_N 7 42 104
0.1UF

C4021 12% 16V XSR 402 PCIE_FW_D2R_P 7 42 104
0.1UF

FW: 1394B CONTROLLER

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	NONE	SHT	40 OF 118


D

C


B

A


1394 PHY DATA/STROBE OPTIONS




FW643 1.0V GENERATION




FW643 DECOUPLING



FW 3.3V FILTERING



FW PCIE ALIASES



FW: 1394B MISC

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	42	118	




Termination
Place close to FireWire PHY

3rd TPA/TPB pair unused

FW P2 TPBIAS = NC FW PORT2 TPBIAS
 FW P2 TPA P = NC FW PORT2 TPA P
 FW P2 TPA N = NC FW PORT2 TPA N
 FW P2 TPB P = NC FW PORT2 TPB P
 FW P2 TPB N = NC FW PORT2 TPB N

NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS

ESD Rail



[LATE VG NOTES]
 CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
 IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

"Snapback" & "Late VG" Protection

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300, FL4301	40REGINAL TOKO CHOKE

FIREWIRE CONNECTORS

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	43	118	

D

D

C

C


B

B

A

A

IDE (ODD) Connector



PATA Connector
SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT		OF
NONE	44		118

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A


SATA Port A




SATA Activity LED



UNUSED SATA PORTS



ICH SATA Support



SATA Connectors

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7388 A

SCALE NONE SHT 45 OF 118

8

7

6

5


4

3

2

1

USB/SMC DEBUG MUX



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		ALL	ORIGINAL TOKO CHOKE

UNUSED EXTERNAL USB PORT(S)

EXTERNAL USB CONNECTORS

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7388	REV. A
	SCALE NONE	SHT 46	OF 118

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


K37L (BLUETOOTH) CONNECTOR




CAMERA CONNECTOR



UNUSED INTERNAL USB PORTS



IR RECEIVER



Internal USB Connections




SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	NONE	SHT	47 OF 118

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC
 SYNC_MASTER=T9_MLB_NAME SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER 051-7388 SCALE NONE SHEET 49 OF 118 REV. A


SMC Reset Button / Brownout Detect



SILK_PART=SMC RESET


POWER BUTTON

SILK_PART=PWR BTN




SILK_PART=SYS POWER

SMC Crystal Circuit



SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278		ALL	Intersil ISL60002-33


UNUSED TP/NC ALIASES

- 49 SMC_BATT_ISET == NC_SMC_BATT_ISET NO_TEST=TRUE
- 49 SMC_SYS_ISET == NC_SMC_SYS_ISET NO_TEST=TRUE
- 49 SMC_BATT_VSET == NC_SMC_BATT_VSET NO_TEST=TRUE
- 49 SMC_SYS_VSET == NC_SMC_SYS_VSET NO_TEST=TRUE
- 49 SMC_BATT_TRICKLE_EN_L == NC_SMC_BATT_TRICKLE_EN_L NO_TEST=TRUE
- 49 SMC_BATT_CHG_EN == NC_SMC_BATT_CHG_EN NO_TEST=TRUE
- 108 SMS_X_AXIS == NC_SMS_X_AXIS NO_TEST=TRUE
- 108 SMS_Y_AXIS == NC_SMS_Y_AXIS NO_TEST=TRUE
- 108 SMS_Z_AXIS == NC_SMS_Z_AXIS NO_TEST=TRUE
- 49 ALS_GAIN == NC_ALS_GAIN NO_TEST=TRUE
- 49 ALS_LEFT == TP_ALS_LEFT
- 49 ALS_RIGHT == TP_ALS_RIGHT
- 49 SMC_P14 == TP_SMC_P14
- 49 SMC_P20 == TP_SMC_P20
- 49 SMC_P21 == TP_SMC_P21
- 49 SMC_P22 == TP_SMC_P22
- 49 SMC_P23 == TP_SMC_P23
- 49 SMC_P26 == TP_SMC_P26
- 49 SMC_P27 == TP_SMC_P27
- 49 SMC_P43 == TP_SMC_P43
- 49 SMC_P44 == TP_SMC_P44
- 49 SMC_P45 == TP_SMC_P45
- 49 SMC_P62 == TP_SMC_P62
- 49 SMC_P63 == TP_SMC_P63
- 49 SMC_P64 == TP_SMC_P64
- 49 SMC_P81 == TP_SMC_P81
- 49 SMC_PF0 == TP_SMC_PF0
- 49 SMC_PF1 == TP_SMC_PF1
- 49 SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- 49 SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- 49 SMC_PM_G2_EN == TP_SMC_PM_G2_EN
- 49 SMC_ADAPTER_EN == TP_SMC_ADAPTER_EN
- 49 SMC_SYS_KBDLED == TP_SMC_SYS_KBDLED
- 49 SMC_SYS_LED == TP_SMC_SYS_LED
- 49 SMC_EXCARD_PWR_EN == TP_SMC_EXCARD_PWR_EN
- 49 SMC_RSTGATE_L == TP_SMC_RSTGATE_L
- 49 SMC_ONOFF_L == TP_SMC_ONOFF_L
- 49 SMC_P46 == TP_SMC_P46

ANALOG SENSORS


- 49 SMC_NB_1V8_ISENSE == NC_SMC_NB_1V8_ISENSE NO_TEST=TRUE
- 49 SMC_NB_CORE_ISENSE == NC_SMC_NB_CORE_ISENSE NO_TEST=TRUE
- 49 SMC_DCIN_ISENSE == SMC_12V_S0_ISENSE 53
- 49 SMC_PBUS_VSENSE == SMC_12V_S0_VSENSE 53
- 49 SMC_BATT_ISENSE == SMC_12V_S5_ISENSE 53
- 49 SMC_NB_1V25_ISENSE == SMC_12V_S5_VSENSE 53

SMC FSB to 3.3V Level Shifting



MISC. SIGNAL ALIASES

- 49 SMC_ANALOG_ID == ACDC_TEMP 6
- 49 SMC_SUS_CLK == SUS_CLK_SB 25
- 49 PM_LAN_PWRGD == ALL_SYS_PWRGD 7 49 70 84



SMC Support

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	50	118	




LPC+ Connector

FWH_INIT_L Generation


LPC+ Debug Connector
 SYNC_MASTER=T9_MLB_NOME SYNC_DATE=06/08/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	51	118	


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




UNUSED SMC "BATTERY A" SMBUS CONNECTIONS




UNUSED SMC "MANAGEMENT" SMBUS CONNECTIONS



SMC "B" SMBus Connections







UNUSED ICH8-M ME SMBUS CONNECTIONS





SMBUS CONNECTIONS	
SYNC_MASTER=K2_MASTER	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	52	118	



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0069	1	10 MILLIOHM	R5382	CRITICAL	K2_BETTER
107S0112	1	8 MILLIOHM	R5382	CRITICAL	24_INCH_LCD
107S0070	1	RES, 0 OHM, 2512	R5382	CRITICAL	K2_GOOD
107S0063	1	25 MILLIOHM	R5381	CRITICAL	12V_PWR_SENSE
107S0070	1	RES, 0 OHM, 2512	R5381	CRITICAL	K2_GOOD
116S0090	4	RES, 10KOHM, 5%, 402	C5383, C5384, C5386, C5388	K2_GOOD	
132S0080	4	CAP, 22UF, 20%, 6.3V, XSR, 402	C5383, C5384, C5386, C5388	12V_PWR_SENSE	

12V_PWR_SENSE SHOULD BE STUFFED FOR K2 BETTER AND K3 (BEST/CTO)
K2 GOOD WILL NOT HAVE THE SENSORS, SO CAPS FROM THE RC FILTER BECOME RESISTORS TO GROUND (SO SMC READS 0)
K2 GOOD DOES NOT NEED 12V POWER SENSE BECAUSE THE CONFIGURATION DOES NOT DRAW CURRENT WHICH APPROACHES THE ADC SPEC


Current & Voltage Sensing
SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.



SIZE	DRAWING NUMBER	REV.
D	051-7388	A
SCALE	SHT	OF
NONE	53	118

CPU T-Diode Thermal Sensor


AMBIENT TEMP SENSOR



LCD TEMP SENSOR





UNUSED NB THERMAL SENSORS



REMOTE THERMAL SENSORS (HEATSINKS AND DISKS)

PLACE ALL CAPS NEAR U5500

PLACE DISK SENSOR CONNS BOTTOM SIDE




PLACE ALL SHORTS AS CLOSE TO U5500 AS POSSIBLE
ROUTE DIODE SIGNALS AS DIFF PAIRS

Thermal Sensors

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D	DRAWING NUMBER 051-7388	REV. A
SCALE NONE	SHT 55	OF 118




FAN 0

FAN 1

HD AND OD FAN
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	56	118	



CPU FAN

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	57	118	



SPI BootROM

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=06/08/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT 61 OF 118		
NONE			

8

7

6

5

4



3

2

1



D

D




C

C



B

B



A

A

POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT		OF
NONE	69		118

8

7

6

5


4

3

2


1

PGOOD Comparators




(HYSTERESIS)
 (R7000: 16.5K; R7001: 17.4K; R7002: 24.9K; R7003: 8.35K) (200MV; 150MV; 300MV; 100MV HYSTERESIS)
 (R7010: 21.5K; R7013: 7.15K; R7018: 52.3K; R7020: 1.37K) (200MV; 150MV; 300MV; 100MV HYSTERESIS)


1.05V/MCH_CORE S0 RUN/SS CONTROL




1.25V S0 RUN/SS CONTROL



1.5V S0 RUN/SS CONTROL



(SUPPLY CHANGED FOR ROUTING)




(NOT ALL PGOODS ARE NEEDED HERE SINCE
 (SOME REGULATORS ARE DAISY CHAIN ENABLED)


(3.3V WILL NOT BE UP UNTIL 5V IS IN REGULATION)
 (SMC CAN HANDLE SLOW RISE TIME OF RSMRST_PWROK)

PGOOD and Power Sequencing
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	NONE	SHT	70 OF 118



IMVP6 CPU VCORE REGULATOR



NO TEST FOR CPU VREG, ADDED K2/K3

71	IMVP6_VO1	NO_TEST=TRUE	
71	IMVP6_VO2	NO_TEST=TRUE	
71	IMVP6_VO3	NO_TEST=TRUE	
71	IMVP6_VSUM1	NO_TEST=TRUE	
71	IMVP6_VSUM2	NO_TEST=TRUE	
71	IMVP6_VSUM3	NO_TEST=TRUE	
72	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM
108	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM
72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM
72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM
72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM
72	IMVP6_VSEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM
72	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM
72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM
72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM
72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM

IMVP6 3RD PHASE

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	72	118	


1.5V S0 & 1.05V S0 RAILS



1.5V S0
M72/78
POWER BUDGET
PEAK=2.77A
AVE=2.45A

1.05V S0
M72/M78
POWER BUDGET
PEAK=3.43A
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES
SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT 73 OF 118		
NONE			

1.25V S0 & MCH CORE RAILS



1.25V S0	
M72/78	POWER BUDGET
PEAK=2.54A	
AVE=2.01A	

MCH CORE S0	
M72/78	POWER BUDGET
PEAK=10.1A	
AVE=7.12A	
CR_E:	PEAK=10.3A
	AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES,MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES,MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	74	118	

1.8V S3 / MEM VTT RAILS



DDR2 Vtt Regulator




1.8V S3 / 0.9V S0 SUPPLIES
SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	75	118	



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

3.3V / 2.5V POWER SUPPLIES





SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	77	118	



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	78	118	

Page Notes

Power aliases required by this page:
 - =PP12V_S0_MXM
 - =PP5V_S0_MXM
 - =PP1V8_S0_MXM

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

Note: PCI-E Lanes are reversed to untangle routes
 Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



(FOR ROUTING EASE ON M72/M78
 (POLARITY REVERSED FOR LANES 4,7,14)

(FOR ROUTING EASE ON M72/M78
 (POLARITY REVERSED FOR LANES 0-2)

MXM PCI-E & PWR
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT		OF
NONE	84		118

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM



Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK

BOM options provided by this page:
 24_INCH_LCD

MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM



MXM I/O

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes


Power aliases required by this page:
 - =PPV_S0_LCD_24INCH
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 20_INCH_LCD, 24_INCH_LCD

94 91 5 =PP3V3_S0_VIDEO 120 =PP3V3_DDC_LCD 90



LCD (LVDS) INTERFACE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	RES,100K,5%,0402	R9099		24_INCH_LCD
116S0004	1	RES,0,5%,0402	R9099		20_INCH_LCD

INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR



INTERNAL DISPLAY CONNS

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	90	118	



ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1700	1	QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	


Analog Video Support
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	91	118	



DVI DDC CURRENT LIMIT DVI INTERFACE
(55mA requirement per DVI spec)

DON'T USE M51 SPECIFIC: 514S0129
APPLE PN: 514S0204
OMIT
CRITICAL
J9410
MINI-DVI-M72
F-ST-SM1



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514S0204	1	CONN, RCPT, MINI_DVI, SMT, 14 DGE	32P J9410	CRITICAL	


External Display Conns

SYNC_MASTER=K2_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT 94 OF 118		
NONE			



MLB: AUDIO CONNECTOR
 SYNC_MASTER=K2_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	REV.
NONE	98	118	

STANDOFFS ARE 860-0893

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB BREQ0 L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB DBSY L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRY L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
FSB_COMMON_2P1	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
FSB_CPURST_1	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..1>	10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB D L<0>	7 10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..17>	10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB D L<16>	7 10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..42>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<41>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<40..32>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..60>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<59>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<58..48>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..7>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<5..3>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<6>	7 10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..28>	10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<26..17>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB A L<27>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
CPU_FERR_1	CPU_55S		CPU FERR L	10
CPU_FERR_1	CPU_55S		CPU FERR L	10 23
CPU_PROCHOT_1	CPU_55S	CPU_2T01	CPU PROCHOT L	10 50 55
CPU_FWRGD	CPU_55S		CPU FWRGD	7 10 13 23
CPU_FROM_SB_PP	CPU_55S		CPU INTR	7 10 23
CPU_FROM_SB_PP	CPU_55S		CPU NMI	7 10 23
CPU_FROM_SB_PP	CPU_55S		CPU A20M L	7 10 23
CPU_FROM_SB_PP	CPU_55S		CPU DPSLP L	10 23
CPU_FROM_SB_PP	CPU_55S		CPU IGNNE L	7 10 23
CPU_INIT_1	CPU_55S		CPU INIT L	7 10 23 51
CPU_FROM_SB_PP	CPU_55S		CPU SMI L	7 10 23
CPU_FROM_SB_PP	CPU_55S		CPU STPCLK L	7 10 23
PM_THRNTRIP_1	CPU_55S	CPU_2T01	PM THRNTRIP L	10 16 23 50
FSB_CPUSLP_1	CPU_55S		FSB CPUSLP L	10 14
PM_DPRSLEPVR	CPU_55S	CPU_2T01	PM DPRSLPVR	16 25 71
IMVP_DPRSLEPVR	CPU_55S	CPU_2T01	IMVP DPRSLPVR	71
CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0>	10 30
CPU_BSEL0	CPU_55S	CPU_2T01	NB BSEL<0>	13 16 30
CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1>	10 30
CPU_BSEL1	CPU_55S	CPU_2T01	NB BSEL<1>	13 16 30
CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2>	10 30
CPU_BSEL2	CPU_55S	CPU_2T01	NB BSEL<2>	13 16 30
CPU_DPRSTP_1	CPU_55S	CPU_2T01	CPU DPRSTP L	10 16 23 71
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
XDP_TRST_1	CPU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_1	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_15	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB	XDP CLK_P	13 30 105
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB	XDP CLK_N	13 30 105
(FSB_CPURST_1)	CPU_55S	CPU_ITP	ITP CPURST L	
CPU_VID<6..0>	CPU_55S	CPU_2T01	CPU VID<6..0>	11 12
IMVP6_VID<6..0>	CPU_55S	CPU_2T01	IMVP6 VID<6..0>	12 71
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 71
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 71
IMVP6_VSEN_P	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	71
IMVP6_VSEN_N	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	71

CPU/FSB Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	100	118	

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM
TVDAC			
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	REF
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_R2D P<15..0>	84
	PCIE_100D	PCIE	PEG_R2D N<15..0>	84
	PCIE_100D	PCIE	PEG_R2D C P<15..0>	15 84
	PCIE_100D	PCIE	PEG_R2D C N<15..0>	15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<15..8>	15 84
	PCIE_100D	PCIE	PEG_D2R N<15..8>	15 84
PEG_D2R_SP	PCIE_100D	PCIE	PEG_D2R P<7>	7 15 84
	PCIE_100D	PCIE	PEG_D2R N<7>	7 15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<6..0>	15 84
	PCIE_100D	PCIE	PEG_D2R N<6..0>	15 84
DMI_N2S	DMI_100D	DMI	DMI_N2S P<3..1>	16 24
DMI_N2S_SP	DMI_100D	DMI	DMI_N2S P<0>	7 16 24
	DMI_100D	DMI	DMI_N2S N<3..0>	7 16 24
DMI_S2N	DMI_100D	DMI	DMI_S2N P<3..1>	16 24
DMI_S2N_SP	DMI_100D	DMI	DMI_S2N P<0>	7 16 24
	DMI_100D	DMI	DMI_S2N N<3..0>	7 16 24


NB Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT		OF
NONE	101		118

DDR2 Memory Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_45S	*	45_OHM_SE
MEM_55S	*	55_OHM_SE
MEM_70D	*	70_OHM_DIFF
MEM_85D	*	85_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	SPACING_0_6MM
MEM_CMD	*	*	SPACING_0_15MM
MEM_CTRL	*	*	SPACING_0_6MM
MEM_DATA	*	*	SPACING_0_6MM
MEM_DQS	*	*	SPACING_0_6MM
MEM_CLK	MEM_CMD	*	SPACING_0_4MM
MEM_CLK	MEM_DATA	*	SPACING_0_4MM
MEM_CLK	MEM_DQS	*	SPACING_0_4MM
MEM_CTRL	MEM_CTRL	*	SPACING_0_2MM
MEM_CTRL	MEM_CMD	*	SPACING_0_3MM
MEM_CTRL	MEM_DATA	*	SPACING_0_3MM
MEM_CTRL	MEM_DQS	*	SPACING_0_3MM
MEM_CMD	MEM_CMD	*	SPACING_0_15MM
MEM_CMD	MEM_DATA	*	SPACING_0_3MM
MEM_CMD	MEM_DQS	*	SPACING_0_3MM
MEM_DATA	MEM_DATA	*	SPACING_0_15MM
MEM_DATA	MEM_DQS	*	SPACING_0_3MM
MEM_DQS	MEM_DQS	*	SPACING_0_3MM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<1..0>	16	31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<1..0>	16	31
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	16	31
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<1..0>	16	31
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	16	31
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16	31
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<14..0>	16	31
MEM_B_CMD	MEM_55S	MEM_CMD	MEM A BS<2..0>	17	31
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L	17	31
MEM_B_CMD	MEM_55S	MEM_CMD	MEM A CAS L	17	31
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	17	31
MEM_B_CMD	MEM_55S	MEM_CMD	MEM A WE L	17	31
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<6..0>	17	31
MEM_B_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM A DQ<7>	17	31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<13..8>	17	31
MEM_B_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM A BQ<14>	17	31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15>	17	31
MEM_B_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM A DQ<16>	17	31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..17>	17	31
MEM_B_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM A DQ<24>	17	31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<25>	17	31
MEM_B_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM A DQ<31..26>	17	31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<38..32>	17	31
MEM_B_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM A DQ<39>	17	31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<46..40>	17	31
MEM_B_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM A DQ<47>	17	31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<53..48>	17	31
MEM_B_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM A DQ<54>	17	31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<55>	17	31
MEM_B_DQ_BYTE8_PP	MEM_55S	MEM_DATA	MEM A DQ<58..56>	17	31
MEM_A_DQ_BYTE8	MEM_55S	MEM_DATA	MEM A DQ<59>	17	31
MEM_B_DQ_BYTE9_PP	MEM_55S	MEM_DATA	MEM A DQ<63..60>	17	31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>	17	31
MEM_B_DM1	MEM_55S	MEM_DATA	MEM A DM<1>	17	31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>	17	31
MEM_B_DM3	MEM_55S	MEM_DATA	MEM A DM<3>	17	31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>	17	31
MEM_B_DM5	MEM_55S	MEM_DATA	MEM A DM<5>	17	31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>	17	31
MEM_B_DM7	MEM_55S	MEM_DATA	MEM A DM<7>	17	31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	7	17
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<0>	7	17
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	7	17
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<1>	7	17
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	7	17
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<2>	7	17
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	7	17
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<3>	7	17
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	7	17
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<4>	7	17
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	7	17
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<5>	7	17
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	7	17
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<6>	7	17
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	7	17
MEM_B_DQS8	MEM_85D	MEM_DQS	MEM A DQS N<7>	7	17

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
MEM_B_CLK	MEM_70D	MEM_CLK	MEM CLK P<4..3>	16	32
MEM_A_CLK	MEM_70D	MEM_CLK	MEM CLK N<4..3>	16	32
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	16	32
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<4..3>	16	32
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16	32
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16	32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>	16	32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>	17	32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	17	32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM B CAS L	17	32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	17	32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM B WE L	17	32
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<5..0>	17	32
MEM_A_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DQ<6>	17	32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<7>	17	32
MEM_A_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM B DQ<8>	17	32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<15..9>	17	32
MEM_A_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM B DQ<22..16>	17	32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<23>	17	32
MEM_A_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM B DQ<24>	17	32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<25>	17	32
MEM_A_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM B DQ<31..26>	17	32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<37..32>	17	32
MEM_A_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM B DQ<38>	17	32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<39>	17	32
MEM_A_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM B DQ<43..40>	17	32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<44>	17	32
MEM_A_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM B DQ<47..45>	17	32
MEM_B_DQ_BYTE8	MEM_55S	MEM_DATA	MEM B DQ<48>	17	32
MEM_A_DQ_BYTE8_PP	MEM_55S	MEM_DATA	MEM B DQ<55..49>	17	32
MEM_B_DQ_BYTE9	MEM_55S	MEM_DATA	MEM B DQ<61..56>	17	32
MEM_A_DQ_BYTE9_PP	MEM_55S	MEM_DATA	MEM B DQ<62>	17	32
MEM_B_DQ_BYTE10	MEM_55S	MEM_DATA	MEM B DQ<63>	17	32
MEM_A_DQ_BYTE10_PP	MEM_55S	MEM_DATA	MEM B DQ<63>	17	32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>	17	32
MEM_A_DM1	MEM_55S	MEM_DATA	MEM B DM<1>	17	32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>	17	32
MEM_A_DM3	MEM_55S	MEM_DATA	MEM B DM<3>	17	32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>	17	32
MEM_A_DM5	MEM_55S	MEM_DATA	MEM B DM<5>	17	32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>	17	32
MEM_A_DM7	MEM_55S	MEM_DATA	MEM B DM<7>	17	32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	7	17
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<0>	7	17
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<1>	7	17
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<1>	7	17
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<2>	7	17
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<2>	7	17
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<3>	7	17
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<3>	7	17
MEM_B_DQS8	MEM_85D	MEM_DQS	MEM B DQS P<4>	7	17
MEM_A_DQS9	MEM_85D	MEM_DQS	MEM B DQS N<4>	7	17
MEM_B_DQS10	MEM_85D	MEM_DQS	MEM B DQS P<5>	7	17
MEM_A_DQS11	MEM_85D	MEM_DQS	MEM B DQS N<5>	7	17
MEM_B_DQS12	MEM_85D	MEM_DQS	MEM B DQS P<6>	7	17
MEM_A_DQS13	MEM_85D	MEM_DQS	MEM B DQS N<6>	7	17
MEM_B_DQS14	MEM_85D	MEM_DQS	MEM B DQS P<7>	7	17
MEM_A_DQS15	MEM_85D	MEM_DQS	MEM B DQS N<7>	7	17

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	102	118	

Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10> 23 44
IDE_FDD_EP	IDE_55S	IDE	IDE_FDD<9> 7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0> 23 44
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0> 23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L 23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L 23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L 23 44
IDE_PDIOR	IDE_55S	IDE	IDE_PDIOR L 7 23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L 23 44
IDE_PDDREQ	IDE_55S	IDE	IDE_PDDREQ 23 44
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY 7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14 23 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL L 7 24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P 23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_N 23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_P 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_N 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P 7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_N 7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_P 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_N 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P 23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_N 23 45
SATA_B_D2R	SATA_100D	SATA	SATA_B_D2R_P 23 45
SATA_B_D2R	SATA_100D	SATA	SATA_B_D2R_N 23 45
SATA_RBBIAS	SATA_55S	SATA	SATA_RBBIAS 45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK 23 98
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK_R 23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC 23 98
HDA_SYNC	HDA_55S	HDA	HDA_SYNC_R 23
HDA_RST_L	HDA_55S	HDA	HDA_RST_L 23 98
HDA_RST_L	HDA_55S	HDA	HDA_RST_L_R 23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0 23 98
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN_CODEC 23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT 23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R 23
USB_EXT_A	USB_90D	USB	USB_EXT_A_P 24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A_N 24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A_MUXED_P 24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A_MUXED_N 24 46
USB_MINI	USB_90D	USB	USB_MINI_P 24 34
USB_MINI	USB_90D	USB	USB_MINI_N 24 34
USB_EXTD	USB_90D	USB	USB_EXTD_P 24 46
USB_EXTD	USB_90D	USB	USB_EXTD_N 24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA_P 7 24 47
USB_CAMERA	USB_90D	USB	USB_CAMERA_N 7 24 47
USB_BT	USB_90D	USB	USB_BT_P 7 24 47
USB_BT	USB_90D	USB	USB_BT_N 7 24 47
USB_TPAD	USB_90D	USB	USB_TPAD_P 24 47
USB_TPAD	USB_90D	USB	USB_TPAD_N 24 47
USB_IR	USB_90D	USB	USB_IR_P 7 24 47
USB_IR	USB_90D	USB	USB_IR_N 7 24 47
USB_EXTB	USB_90D	USB	USB_EXTB_P 24 46
USB_EXTB	USB_90D	USB	USB_EXTB_N 24 46
USB_EXCARD	USB_90D	USB	USB_EXCARD_P 24 47
USB_EXCARD	USB_90D	USB	USB_EXCARD_N 24 47
USB_EXTC	USB_90D	USB	USB_EXTC_P 24 46
USB_EXTC	USB_90D	USB	USB_EXTC_N 24 46
USB_RBBIAS	USB_60S	USB	USB_RBBIAS 24
SMB_SR_SCT	SMB_55S	SMB	SMB_CLK 25 52
SMB_SR_SCT	SMB_55S	SMB	SMB_DATA 25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_CLK 25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_DATA 25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R 7 24 61
SPI_SCLK	SPI_55S	SPI	SPI_SCLK 7 61
SPI_A_SCLK	SPI_55S	SPI	SPI_A_SCLK_R 7 61
SPI_B_SCLK	SPI_55S	SPI	SPI_B_SCLK_R 7 61
SPI_SI	SPI_55S	SPI	SPI_SI_R 24 61
SPI_SI	SPI_55S	SPI	SPI_SI 24 61
SPI_A_SI	SPI_55S	SPI	SPI_A_SI_R 61
SPI_B_SI	SPI_55S	SPI	SPI_B_SI_R 61
SPI_SO	SPI_55S	SPI	SPI_A_SO_R 7 24 61
SPI_SO	SPI_55S	SPI	SPI_B_SO_R 7 61
SPI_SO	SPI_55S	SPI	SPI_B_SO 7 61
SPI_SO	SPI_55S	SPI	SPI_B_SO_R 7 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE_R_L<0> 24 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE_L<0> 7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE_R_L<1> 7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE_L<1> 7 61

SB Constraints (1 of 2)
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	NONE	SHT	103 OF 118

8

7

6

5

4

3

2

1

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	PHYSICAL	SPACING			
	PCI_55S	PCI	PCI_AD<18..0>	24 28	
	PCI_55S	PCI	PCI_AD<19>	24 28	
	PCI_55S	PCI	PCI_AD<20>	24 28	
	PCI_55S	PCI	PCI_AD<31..21>	24 28	
	PCI_55S	PCI	PCI_PAR	24 28	
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28	
	PCI_55S	PCI	PCI_IRDY_L	24	
	PCI_55S	PCI	PCI_DEVSEL_L	24	
	PCI_55S	PCI	PCI_PERR_L	24	
	PCI_55S	PCI	PCI_LOCK_L	24	
	PCI_55S	PCI	PCI_SERR_L	7 24 28	
	PCI_55S	PCI	PCI_STOP_L	24	
	PCI_55S	PCI	PCI_TRDY_L	24	
	PCI_55S	PCI	PCI_FRAME_L	24	
	PCI_55S	PCI	PCI_FW_REQ_L	24	
	PCI_55S	PCI	PCI_FW_GNT_L	24	
	PCI_55S	PCI	PCI_REQ1_L	7 24	
	PCI_55S	PCI	PCI_GNT1_L	24	
	PCI_55S	PCI	PCI_REQ2_L	7 24	
	PCI_55S	PCI	PCI_GNT2_L	24	
	INT_PIRQA_L	PCI	INT_PIRQA_L	24	
	INT_PIRQB_L	PCI	INT_PIRQB_L	24	
	INT_PIRQC_L	PCI	INT_PIRQC_L	24	
	INT_PIRQD_L	PCI	INT_PIRQD_L	24	
	INT_PIRQA_L	PCI	INT_PIRQA_L	24 98	
	INT_PIRQB_L	PCI	INT_PIRQB_L	24	
	PCIE_A_R2D	PCIE	PCIE_MINI_R2D_C_P	24 34	
	PCIE_A_D2R	PCIE	PCIE_MINI_R2D_C_N	24 34	
	PCIE_A_D2R	PCIE	PCIE_MINI_D2R_P	7 24 34	
	PCIE_A_D2R	PCIE	PCIE_MINI_D2R_N	7 24 34	
	PCIE_B_R2D	PCIE	PCIE_ENET_R2D_C_P	24 37	
	PCIE_B_R2D	PCIE	PCIE_ENET_R2D_C_N	24 37	
	PCIE_B_D2R	PCIE	PCIE_ENET_D2R_P	7 24 37	
	PCIE_B_D2R	PCIE	PCIE_ENET_D2R_N	7 24 37	
	PCIE_B_R2D	PCIE	PCIE_FW_R2D_C_P	40 42	
	PCIE_B_R2D	PCIE	PCIE_FW_R2D_C_N	40 42	
	PCIE_B_D2R	PCIE	PCIE_FW_D2R_P	7 40 42	
	PCIE_B_D2R	PCIE	PCIE_FW_D2R_N	7 40 42	
	GLAN_COMP		GLAN_COMP	23	
	CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1	25
			PP1V9_ENET_PHY_AVDD	37	
			ENET_MDI_TERM	ENET MDI0	37
			ENET_MDI_TERM	ENET MDI1	37
			ENET_MDI_TERM	ENET MDI2	37
			ENET_MDI_TERM	ENET MDI3	37
	ENET MDI0	ENET_100D	ENET_MDI	ENET MDI P<0>	37 39
	ENET MDI0	ENET_100D	ENET_MDI	ENET MDI N<0>	37 39
	ENET MDI1	ENET_100D	ENET_MDI	ENET MDI P<1>	37 39
	ENET MDI1	ENET_100D	ENET_MDI	ENET MDI N<1>	37 39
	ENET MDI2	ENET_100D	ENET_MDI	ENET MDI P<2>	37 39
	ENET MDI2	ENET_100D	ENET_MDI	ENET MDI N<2>	37 39
	ENET MDI3	ENET_100D	ENET_MDI	ENET MDI P<3>	37 39
	ENET MDI3	ENET_100D	ENET_MDI	ENET MDI N<3>	37 39

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SB Constraints (2 of 2)

SYNC_MASTER=(MASTER) SYNC_DATE=(10/02/2006)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7388	A
SCALE	SHT	OF
NONE	104	118

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	13 30 100
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	13 30 100
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 51
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	7 30 51
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	7 30 51
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	7 30 49
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	7 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	7 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	30 85
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	30 85
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	7 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	7 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	7 30 40
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	7 30 40
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	7 23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	7 23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 30 37
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 30 37

Clock Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7388	A
SCALE	SHT	OF
NONE	105	118

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43
Port 2 Not Used			

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL 52
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 52

8

7

6

5

4

3

2

1

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TMDS_DATA	TMDS_100P	TMDS	TMDS DATA P<3..0> 85 94
TMDS_100N	TMDS		TMDS DATA N<3..0> 85 94
TMDS_CLK	TMDS_100P	TMDS	TMDS CLK P 85 94
TMDS_100N	TMDS		TMDS CLK N 85 94
TMDS_100P	TMDS		TMDS CONN DP<3..0> 94
TMDS_100N	TMDS		TMDS CONN DN<3..0> 94
TMDS_100P	TMDS		TMDS CONN CLKP 94
TMDS_100N	TMDS		TMDS CONN CLKN 94
(USB_EXT_A)	USB_80P	USB	USB PORT0 P 46
(USB_EXT_B)	USB_80P	USB	USB PORT0 N 46
(USB_EXTB)	USB_80P	USB	USB PORT1 P 46
(USB_EXTR)	USB_80P	USB	USB PORT1 N 46
(USB_EXTC)	USB_80P	USB	USB PORT2 P 46
(USB_EXTC)	USB_80P	USB	USB PORT2 N 46
(USB_EXTD)	USB_80P	USB	USB C MIXED P 46
(USB_EXTD)	USB_80P	USB	USB C MIXED N 46
(USB_CAMERA)	USB_80P	USB	USB CAMERA L P 47
(USB_CAMERA)	USB_80P	USB	USB CAMERA L N 47
(USB_IR)	USB_80P	USB	USB IR L P 47
(USB_IR)	USB_80P	USB	USB IR L N 47
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK P 85 90
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK N 85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA P<3..0> 85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA N<3..0> 85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK P 85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK N 85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA P<3..0> 85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA N<3..0> 85 90
PCIE_100P	PCIE		PCIE FW R2D N 7 40
PCIE_100P	PCIE		PCIE FW R2D P 7 40
PCIE_100P	PCIE		PCIE FW D2R C N 40
PCIE_100P	PCIE		PCIE FW D2R C P 40
PCIE_100P	PCIE		PCIE ENET R2D P 7 37
PCIE_100P	PCIE		PCIE ENET R2D N 7 37
PCIE_100P	PCIE		PCIE ENET D2R C P 37
PCIE_100P	PCIE		PCIE ENET D2R C N 37
PCIE_100P	PCIE		PCIE MINI R2D N 14
PCIE_100P	PCIE		PCIE MINI R2D P 14
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<0> 39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<0> 39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<1> 39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<1> 39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<2> 39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<2> 39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<3> 39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<3> 39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<0> 39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<0> 39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<1> 39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<1> 39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<2> 39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<2> 39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<3> 39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<3> 39
CRT_50S	CRT		GPU_TV_COMP 85 91
CRT_50S	CRT		GPU_TV_C 85 91
CRT_50S	CRT		GPU_TV_Y 85 91
CRT_RED	CRT		GPU_RED 85 91
CRT_GREEN	CRT		GPU_GRN 85 91
CRT_BLUE	CRT		GPU_BLU 85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_H2SYNC 85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_V2SYNC 85 91
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_HSYNC 91 94
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_VSYNC 91 94
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_HSYNC 91 94
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_VSYNC 91 94
CRT_50S	CRT		VIDEO_MUX_RED 91
CRT_50S	CRT		VIDEO_MUX_GRN 91
CRT_50S	CRT		VIDEO_MUX_BLU 91
CRT_55S	CRT		VGA_RED 91 94
CRT_55S	CRT		VGA_GRN 91 94
CRT_55S	CRT		VGA_BLU 91 94
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P 55
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_N 55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_P 55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_N 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_P 10 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_N 10 55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P 55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N 55

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IMVP6	SWITCHNODE		IMVP6_PHASE1 71
IMVP6	SWITCHNODE		IMVP6_PHASE2 71
IMVP6	SWITCHNODE		IMVP6_PHASE3 72
IMVP6	SWITCHNODE		1V05REG_SWITCHNODE 73
IMVP6	SWITCHNODE		1V55REG_SWITCHNODE 73
IMVP6	SWITCHNODE		MCH_CORES0_SWITCHNODE 74
IMVP6	SWITCHNODE		1V25REG_SWITCHNODE 74
IMVP6	SWITCHNODE		1V8S3_PHASE 75
IMVP6	SWITCHNODE		5V55_SW 76
IMVP6	SWITCHNODE		3V3S3_SW 76
IMVP6	SWITCHNODE		P3V3S5_SW 77
IMVP6	SMS		SMS_X_AXIS 48
IMVP6	SMS		SMS_Y_AXIS 48
IMVP6	SMS		SMS_Z_AXIS 48

M72/M78 SPECIFIC CONSTRAINTS

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7388	A
SCALE	SHT	OF
NONE	108	118

8

7

6

5

4

3

2

1

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_MRD	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPACING_0.15MM	*	0.15 MM	?
SPACING_0.18MM	*	0.18 MM	?
SPACING_0.2MM	*	0.2 MM	?
SPACING_0.25MM	*	0.25 MM	?
SPACING_0.3MM	*	0.3 MM	?
SPACING_0.4MM	*	0.4 MM	?
SPACING_0.5MM	*	0.5 MM	?
SPACING_0.6MM	*	0.6 MM	?
SWITCHNODE	*	0.6 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
CLK_SPACING_0.5MM	TOP, BOTTOM	0.2 MM	?
CLK_SPACING_0.6MM	TOP, BOTTOM	0.2 MM	?

M72/M78 RULE DEFINITIONS

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7388	A
SCALE	SHT	OF	
NONE	109	118	

D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

	8	7	6	5	4	3	2	1		
	CK505_SRC3_N	CK505_SRC3_N - @k2_1lib.K2	29B3 30C5 105C3	TP_YUKON_CTRL18 - @k2_1lib.K2	37C2 38B3	FSB_D_L<8>	10C4 14D5	FW_PU_RST_L	FW_PU_RST_L - @k2_1lib.K2	40B6
	CK505_SRC3_P	PCIE_CLK100M_FW_N - @k2_1lib.K2	7D6 30C3 40C3 105B3	ENET_LED_ACT_L	37B2 39A8	FSB_D_L<9>	10C4 14D5	FW_RESET_L	FW_RESET_L - @k2_1lib.K2	40B6
	CK505_SRC4_N	CK505_SRC3_P - @k2_1lib.K2	29B3 30C5 105C3	ENET_LED_LINK10_100_L	37B2 39A8	FSB_D_L<10>	10C4 14D5	FW_REXT	FW_REXT - @k2_1lib.K2	40B6
	CK505_SRC4_P	PCIE_CLK100M_FW_P - @k2_1lib.K2	7D6 30C3 40C3 105B3	ENET_LED_LINK1000_L	37B2 39A8	FSB_D_L<11>	10C4 14D5	FW_SCL	FW_SCL - @k2_1lib.K2	40B6
	CK505_SRC5_N	CK505_SRC4_N - @k2_1lib.K2	29B3 30B5 105C3	ENET_LED_LINK1000_L	37B2 39A8	FSB_D_L<12>	10C4 14D5	FW_TPCPS	FW_TPCPS - @k2_1lib.K2	40B6
	CK505_SRC5_P	SB_CLK100M_SATA_N - @k2_1lib.K2	7C8 23B6 30B3 105B3	ENET_LOM_DIS_L	37C2	FSB_D_L<13>	10C4 14D5	FW_TRST_L	FW_TRST_L - @k2_1lib.K2	7C3 40C3
	CK505_SRC6_N	CK505_SRC4_P - @k2_1lib.K2	29B3 30B5 105C3	ENET_MD10	37B7 104B3	FSB_D_L<14>	10C4 14D5	FW_VAUX_DETECT	FW_VAUX_DETECT - @k2_1lib.K2	40C3
	CK505_SRC6_P	SH_CLK100M_SATA_P - @k2_1lib.K2	7C8 23B6 30B3 105B3	ENET_MD11	37B7 104B3	FSB_D_L<15>	10C4 14D5	FW_XI	FW_XI - @k2_1lib.K2	40B6
	CK505_SRC7_N	CK505_SRC5_N - @k2_1lib.K2	29B3 30B5 105C3	ENET_MD12	37B6 104B3	FSB_D_L<16>	10C4 14D5	FW_XO_R	FW_XO_R - @k2_1lib.K2	40B7
	CK505_SRC7_P	NB_CLK100M_PCIE_N - @k2_1lib.K2	7C3 7C7 16C3 30B3 105B3	ENET_MD13	37B5 104B3	FSB_D_L<17>	10C4 14D5	GF_X_VID<1>	GF_X_VID<1> - @k2_1lib.K2	16B3 22B8
	CK505_SRC8_N	CK505_SRC5_P - @k2_1lib.K2	29B3 30B5 105C3	ENET_MD1_N<0>	37B8 39C7 104B3	FSB_D_L<18>	10C4 14D5	GF_X_VID<2>	GF_X_VID<2> - @k2_1lib.K2	16B3 22A8
	CK505_SRC8_P	NB_CLK100M_PCIE_P - @k2_1lib.K2	7C7 16C3 30B3 105B3	ENET_MD1_N<1>	37B8 39C7 104B3	FSB_D_L<19>	10C4 14D5	GF_X_VID<3>	GF_X_VID<3> - @k2_1lib.K2	16B3 22A8
	CK505_SRC9_N	CK505_SRC6_N - @k2_1lib.K2	29B3 30C5 105C3	ENET_MD1_N<2>	37B8 39B7 104A3	FSB_D_L<20>	10C4 14D5	GF_X_VID<4>	GF_X_VID<4> - @k2_1lib.K2	16B3 22A8
	CK505_SRC9_P	PCIE_CLK100M_MINI_N - @k2_1lib.K2	30B3 34C5 105B3	ENET_MD1_N<3>	37B8 39B7 104A3	FSB_D_L<21>	10C4 14D5	GLAN_COMP	GLAN_COMP - @k2_1lib.K2	23C6 104B3
	CK505_SRC10_N	CK505_SRC6_P - @k2_1lib.K2	29B3 30C5 105C3	ENET_MD1_P<0>	37B8 39C7 104B3	FSB_D_L<22>	10C4 14D5	GND_IMVP6_SGND	GND_IMVP6_SGND - @k2_1lib.K2	71B6
	CK505_SRC10_P	PCIE_CLK100M_MINI_P - @k2_1lib.K2	30B3 34C5 105B3	ENET_MD1_P<1>	37B8 39C7 104B3	FSB_D_L<23>	10C4 14D5	GND_P1V5REG_SGND	GND_P1V5REG_SGND - @k2_1lib.K2	75C5 75D6
	CK505_SRC11_N	CK505_SRC7_N - @k2_1lib.K2	29B3 30B5 105C3	ENET_MD1_P<2>	37B8 39B7 104A3	FSB_D_L<24>	10C4 14D5	GND_P1V25REG_SGND	GND_P1V25REG_SGND - @k2_1lib.K2	74B7
	CK505_SRC11_P	CK505_SRC7_P - @k2_1lib.K2	29B3 30B5 105C3	ENET_MD1_P<3>	37B8 39B7 104A3	FSB_D_L<25>	10C4 14D5	GND_P1V5VREG_SGND	GND_P1V5VREG_SGND - @k2_1lib.K2	76A7
	CK505_SRC12_N	CK505_SRC8_N - @k2_1lib.K2	29A3 30B5 37C8 105B3	ENET_MD1_R<0>	10B3	FSB_D_L<26>	10C4 14D5	GND_SMC_AVSS	GND_SMC_AVSS - @k2_1lib.K2	49B2 50B7 53A2 53A3 53B1
	CK505_SRC12_P	CK505_SRC8_P - @k2_1lib.K2	29A3 30B5 37C8 105B3	ENET_MD1_R<1>	10B3	FSB_D_L<27>	10C4 14D5	GPU_BLU	GPU_BLU - @k2_1lib.K2	85C4 91B8 10B3
	CK505_SRC13_N	PCIE_CLK100M_ENET_P - @k2_1lib.K2	7D6 30B3 37C8 105B3	ENET_MD1_R<2>	10B3	FSB_D_L<28>	10C4 14D5	GPU_BUF_HSYNC	GPU_BUF_HSYNC - @k2_1lib.K2	10B3
	CK505_SRC13_P	CK505_SRC8_P - @k2_1lib.K2	29A3 30B5 37C8 105B3	ENET_MD1_R<3>	10B3	FSB_D_L<29>	10C4 14D5	GPU_BUF_VSYNC	GPU_BUF_VSYNC - @k2_1lib.K2	10B3
	CK505_SRC14_N	CK505_SRC9_N - @k2_1lib.K2	29C5	ENET_MD1_R<4>	10B3	FSB_D_L<30>	10C4 14D5	GPU_DDC_A_CLK	GPU_DDC_A_CLK - @k2_1lib.K2	85C7 94D1
	CK505_SRC14_P	CK505_SRC9_P - @k2_1lib.K2	29C5	ENET_MD1_R<5>	10B3	FSB_D_L<31>	10C4 14D5	GPU_DDC_C_CLK	GPU_DDC_C_CLK - @k2_1lib.K2	85A4 85D1 90A8
	CK505_SRC15_N	CLINK_NB_CLK - @k2_1lib.K2	7A7 7A8 16A3 25C3 104B3	ENET_MD1_R<6>	10B3	FSB_D_L<32>	10C4 14D5	GPU_DDC_C_DATA	GPU_DDC_C_DATA - @k2_1lib.K2	85A4 85D1 90A6
	CK505_SRC15_P	CLINK_NB_DATA - @k2_1lib.K2	7A7 7A8 16A3 25C3 104B3	ENET_MD1_R<7>	10B3	FSB_D_L<33>	10C4 14D5	GPU_DIGON	GPU_DIGON - @k2_1lib.K2	85A4 90B8
	CK505_SRC16_N	CLINK_NB_RESET_L - @k2_1lib.K2	16A3 25C3 104B3	ENET_MD1_R<8>	10B3	FSB_D_L<34>	10C4 14D5	GPU_ENABLE_BL	GPU_ENABLE_BL - @k2_1lib.K2	85A5
	CK505_SRC16_P	CLINK_WLAN_CLK - @k2_1lib.K2	34A8	ENET_MD1_R<9>	10B3	FSB_D_L<35>	10C4 14D5	GPU_GRN	GPU_GRN - @k2_1lib.K2	85C4 91B8 10B3
	CK505_SRC17_N	TP_CLK_WLAN_CLK - @k2_1lib.K2	25C3 34A6	ENET_MD1_R<10>	10B3	FSB_D_L<36>	10C4 14D5	GPU_H2SYNC	GPU_H2SYNC - @k2_1lib.K2	85C7 91A4 10B3
	CK505_SRC17_P	CLINK_WLAN_DATA - @k2_1lib.K2	34A8	ENET_MD1_R<11>	10B3	FSB_D_L<37>	10C4 14D5	GPU_HPD	GPU_HPD - @k2_1lib.K2	85A7 94C1
	CK505_SRC18_N	TP_CLK_WLAN_DATA - @k2_1lib.K2	7D2 25C3 28C4 34A6	ENET_MD1_R<12>	10B3	FSB_D_L<38>	10C4 14D5	GPU_HSK_THRMD_N	GPU_HSK_THRMD_N - @k2_1lib.K2	55A5 55A6 10A3
	CK505_SRC18_P	CLINK_WLAN_RESET_L - @k2_1lib.K2	34A8	ENET_MD1_R<13>	10B3	FSB_D_L<39>	10C4 14D5	GPU_HSK_THRMD_P	GPU_HSK_THRMD_P - @k2_1lib.K2	55A6 55B5 10A3
	CK505_SRC19_N	CLK_PWRGD - @k2_1lib.K2	25D5 34A6	ENET_MD1_T<0>	39C5 10B3	FSB_D_L<40..32>	10C4 14D5	GPU_HSYNC_BUF	GPU_HSYNC_BUF - @k2_1lib.K2	85A7 94C1
	CK505_SRC19_P	CLK_PWRGD - @k2_1lib.K2	25C3 29A3	ENET_MD1_T<1>	39C5 10B3	FSB_D_L<41..42>	10C4 14D5	GPU_PRESENT	GPU_PRESENT - @k2_1lib.K2	6A8 28C1
	CK505_SRC20_N	CPUVCORE_ISENSE_CAL - @k2_1lib.K2	53B6	ENET_MD1_T<2>	39C5 10B3	FSB_D_L<43..44>	10C4 14D5	GPU_PRESENT_DRAIN	GPU_PRESENT_DRAIN - @k2_1lib.K2	6B7
	CK505_SRC20_P	CPUVCORE_ISENSE_CAL - @k2_1lib.K2	53B6	ENET_MD1_T<3>	39C5 10B3	FSB_D_L<45..46>	10C4 14D5	GPU_PRESENT_R	GPU_PRESENT_R - @k2_1lib.K2	6B7
	CK505_SRC21_N	CPUVSENSE_IN - @k2_1lib.K2	53D7	ENET_MD1_T<4>	39C5 10B3	FSB_D_L<47..48>	10C4 14D5	GPU_RED	GPU_RED - @k2_1lib.K2	85C4 91B8 10B3
	CK505_SRC21_P	CPUVSENSE_IN - @k2_1lib.K2	53D7	ENET_MD1_T<5>	39C5 10B3	FSB_D_L<49..50>	10C4 14D5	GPU_TV_C	GPU_TV_C - @k2_1lib.K2	85C4 91B8 10B3
	CK505_SRC22_N	CPU_A20M_L	7C9 10C8 23C4 100B3	ENET_MD1_T<6>	39C5 10B3	FSB_D_L<51..52>	10C4 14D5	GPU_TV_COMP	GPU_TV_COMP - @k2_1lib.K2	85C4 91B8 10B3
	CK505_SRC22_P	CPU_A20M_L	7C9 10C8 23C4 100B3	ENET_MD1_T<7>	39C5 10B3	FSB_D_L<53..54>	10C4 14D5	GPU_TV_V	GPU_TV_V - @k2_1lib.K2	85C4 91B8 10B3
	CK505_SRC23_N	CPU_BSEL<0>	10B4 30C5 100B3	ENET_MD1_T<8>	39C5 10B3	FSB_D_L<55..56>	10C4 14D5	GPU_VARYNC	GPU_VARYNC - @k2_1lib.K2	85A7 94C1
	CK505_SRC23_P	CPU_BSEL<1>	10A4 30B6 100B3	ENET_MD1_T<9>	39C5 10B3	FSB_D_L<57..58>	10C4 14D5	GPU_VARY_BL	GPU_VARY_BL - @k2_1lib.K2	85A4 90B3
	CK505_SRC24_N	CPU_BSEL<2>	10A4 30B6 100A3	ENET_MD1_T<10>	39C5 10B3	FSB_D_L<59..60>	10C4 14D5	GPU_VSYNC_BUF	GPU_VSYNC_BUF - @k2_1lib.K2	91B3
	CK505_SRC24_P	CPU_COMP<0>	10B3 100A3	ENET_MD1_T<11>	39C5 10B3	FSB_D_L<61..62>	10C4 14D5	HDA_BIT_CLK	HDA_BIT_CLK - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC25_N	CPU_COMP<1>	10B3 100A3	ENET_MD1_T<12>	39C5 10B3	FSB_D_L<63..64>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C6 103C3
	CK505_SRC25_P	CPU_COMP<2>	10B3 100A3	ENET_MD1_T<13>	39C5 10B3	FSB_D_L<65..66>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC26_N	CPU_COMP<3>	10B3 100A3	ENET_MD1_T<14>	39C5 10B3	FSB_D_L<67..68>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC26_P	CPU_DPRSTP_L	10B2 16B6 23C4 71C7 100A3	ENET_MD1_T<15>	39C5 10B3	FSB_D_L<69..70>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC27_N	CPU_DPRSTP_L	10B2 23C4 100B3	ENET_MD1_T<16>	39C5 10B3	FSB_D_L<71..72>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC27_P	CPU_DPRSTP_L	10B2 23C4 100B3	ENET_MD1_T<17>	39C5 10B3	FSB_D_L<73..74>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC28_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<18>	39C5 10B3	FSB_D_L<75..76>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC28_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<19>	39C5 10B3	FSB_D_L<77..78>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC29_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<20>	39C5 10B3	FSB_D_L<79..80>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC29_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<21>	39C5 10B3	FSB_D_L<81..82>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC30_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<22>	39C5 10B3	FSB_D_L<83..84>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC30_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<23>	39C5 10B3	FSB_D_L<85..86>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC31_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<24>	39C5 10B3	FSB_D_L<87..88>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC31_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<25>	39C5 10B3	FSB_D_L<89..90>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC32_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<26>	39C5 10B3	FSB_D_L<91..92>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC32_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<27>	39C5 10B3	FSB_D_L<93..94>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC33_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<28>	39C5 10B3	FSB_D_L<95..96>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC33_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<29>	39C5 10B3	FSB_D_L<97..98>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC34_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<30>	39C5 10B3	FSB_D_L<99..100>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC34_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<31>	39C5 10B3	FSB_D_L<101..102>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC35_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<32>	39C5 10B3	FSB_D_L<103..104>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC35_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<33>	39C5 10B3	FSB_D_L<105..106>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC36_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<34>	39C5 10B3	FSB_D_L<107..108>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC36_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<35>	39C5 10B3	FSB_D_L<109..110>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC37_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<36>	39C5 10B3	FSB_D_L<111..112>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC37_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<37>	39C5 10B3	FSB_D_L<113..114>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC38_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<38>	39C5 10B3	FSB_D_L<115..116>	10C4 14D5	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @k2_1lib.K2	23C8 98C6 103C3
	CK505_SRC38_P	CPU_ERR_L	10B4 100A3	ENET_MD1_T<39>	39C5 10B3	FSB_D_L<117..118>	10C4 14D5	HDA_BIT_CLK_L	HDA_BIT_CLK_L - @k2_1lib.K2	23C6 103C3
	CK505_SRC39_N	CPU_ERR_L	10B4 100A3	ENET_MD1_T<40>	39C5 10B3	FSB_D_L<119..120>	10C4 14D5	HDA_BIT_CLK_R		

	8	7	6	5	4	3	2	1
	IMVP6_PWM1	IMVP6_PWM1 - @k2_1ib.K2	71A6 71D5					
	IMVP6_PWM2	IMVP6_PWM2 - @k2_1ib.K2	71A4 71C5					
	IMVP6_PWM3	IMVP6_PWM3 - @k2_1ib.K2	71C5 72A7 72C7					
	IMVP6_RBIA5	IMVP6_RBIA5 - @k2_1ib.K2	71A8 71B7					
	IMVP6_SOFT	IMVP6_SOFT - @k2_1ib.K2	71A8 71C7					
	IMVP6_UGATE1	IMVP6_UGATE1 - @k2_1ib.K2	71A6 71D4					
	IMVP6_UGATE2	IMVP6_UGATE2 - @k2_1ib.K2	71A4 71C4					
	IMVP6_UGATE3	IMVP6_UGATE3 - @k2_1ib.K2	72A7 72C6					
	IMVP6_VDIFF	IMVP6_VDIFF - @k2_1ib.K2	71A8 71B7					
	IMVP6_VDIFF_RC	IMVP6_VDIFF_RC - @k2_1ib.K2	71A7					
	IMVP6_VID<0>	IMVP6_VID<0> - @k2_1ib.K2	12C1 71C7					
	IMVP6_VID<6..0>	IMVP6_VID<6..0> - @k2_1ib.K2	100A3					
	IMVP6_VID<1>	IMVP6_VID<1> - @k2_1ib.K2	12C1 71C7					
	IMVP6_VID<2>	IMVP6_VID<2> - @k2_1ib.K2	12C1 71C7					
	IMVP6_VID<3>	IMVP6_VID<3> - @k2_1ib.K2	12C1 71C7					
	IMVP6_VID<4>	IMVP6_VID<4> - @k2_1ib.K2	12C1 71C7					
	IMVP6_VID<5>	IMVP6_VID<5> - @k2_1ib.K2	12C1 71C7					
	IMVP6_VID<6>	IMVP6_VID<6> - @k2_1ib.K2	12C1 71C7					
	IMVP6_VO	IMVP6_VO - @k2_1ib.K2	71A8 71B4 72C1					
	IMVP6_VO1	IMVP6_VO1 - @k2_1ib.K2	71A6 71D1 72A7					
	IMVP6_VO2	IMVP6_VO2 - @k2_1ib.K2	71A4 71B1 72A7					
	IMVP6_VO3	IMVP6_VO3 - @k2_1ib.K2	72A7 72A7 72C2					
	IMVP6_VO_R	IMVP6_VO_R - @k2_1ib.K2	71B4					
	IMVP6_VR_TT_L	IMVP6_VR_TT_L - @k2_1ib.K2	71C7					
	IMVP6_VSEN_N	IMVP6_VSEN_N - @k2_1ib.K2	71A5 100A3					
	IMVP6_VSEN_P	IMVP6_VSEN_P - @k2_1ib.K2	71A5 100A3					
	IMVP6_VSYM	IMVP6_VSYM - @k2_1ib.K2	71A8 71C4 72B1					
	IMVP6_VSYM1	IMVP6_VSYM1 - @k2_1ib.K2	71A6 71C2 72A7					
	IMVP6_VSYM2	IMVP6_VSYM2 - @k2_1ib.K2	71A4 71B2 72A7					
	IMVP6_VSYM3	IMVP6_VSYM3 - @k2_1ib.K2	72A7 72A7 72C3					
	IMVP6_VW	IMVP6_VW - @k2_1ib.K2	71A8 71B7					
	IMVP_DPRS_LFVR	IMVP_DPRS_LFVR - @k2_1ib.K2	71C7 100B3					
	IMVP_PGD_IN	IMVP_PGD_IN - @k2_1ib.K2	70B3					
	IMVP_VR_ON	IMVP_VR_ON - @k2_1ib.K2	7C4 49C8 71C7					
	INT_PIRQ0_L	INT_PIRQ0_L - @k2_1ib.K2	24A4 24A8 104C3					
	INT_PIRQ0_L	INT_PIRQ0_L - @k2_1ib.K2	24A4 24A8 104C3					
	INT_PIRQ0_L	INT_PIRQ0_L - @k2_1ib.K2	24A4 24A8 104C3					
	INT_PIRQ0_L	INT_PIRQ0_L - @k2_1ib.K2	24A4 24A6 98B7 104C3					
	INT_PIRQ0_L	INT_PIRQ0_L - @k2_1ib.K2	24A4 24A6 104C3					
	INT_SERIRQ	INT_SERIRQ - @k2_1ib.K2	7D4 25C8 49C8 51B4					
	INV_EN_BL_OR_PANEL_ID	INV_EN_BL_OR_PANEL_ID - @k2_1ib.K2	6D6 28B2 85A3					
	IPHS_SW_INT_TO_SB	IPHS_SW_INT_TO_SB - @k2_1ib.K2	98C6					
	IPHS_SW_SUPBIAS_EN_L	IPHS_SW_SUPBIAS_EN_L - @k2_1ib.K2	90E2					
	ISENSE_CAL_EN	ISENSE_CAL_EN - @k2_1ib.K2	49B8 50A2 53A8					
	ISENSE_CAL_EN_L	ISENSE_CAL_EN_L - @k2_1ib.K2	53B7					
	ISENSE_CAL_EN_LS12V	ISENSE_CAL_EN_LS12V - @k2_1ib.K2	53B8					
	ISENSE_CAL_EN_LR	ISENSE_CAL_EN_LR - @k2_1ib.K2	100A3					
	ITP_CPURST_L	ITP_CPURST_L - @k2_1ib.K2	6A7					
	ITS_ALIVE	ITS_ALIVE - @k2_1ib.K2	6A8					
	ITS_PLUGGED_IN	ITS_PLUGGED_IN - @k2_1ib.K2	23C6 28A2					
	LAN_ENERGY_DET	LAN_ENERGY_DET - @k2_1ib.K2	28A1					
	LAN_PHYFC	LAN_PHYFC - @k2_1ib.K2	25A5 25C5					
	LCD_PWM	LCD_PWM - @k2_1ib.K2	6D8 90B1					
	LCD_PWREN_DIV	LCD_PWREN_DIV - @k2_1ib.K2	90B7					
	LCD_PWREN_L	LCD_PWREN_L - @k2_1ib.K2	90C7					
	LCD_PWREN_L_RC	LCD_PWREN_L_RC - @k2_1ib.K2	6A6					
	LCD_SHOULD_ON	LCD_SHOULD_ON - @k2_1ib.K2	39A7					
	LED4300_1	LED4300_1 - @k2_1ib.K2	39A7					
	LED4301_1	LED4301_1 - @k2_1ib.K2	39A6					
	LED4302_1	LED4302_1 - @k2_1ib.K2	39A6					
	LED4303_1	LED4303_1 - @k2_1ib.K2	39A6					
	LINDACARD_GPIO	LINDACARD_GPIO - @k2_1ib.K2	7D4 25A7 25D5 51B4					
	LPC_AD<0>	LPC_AD<0> - @k2_1ib.K2	7D4 23D4 49C8 51C4					
	LPC_AD<1>	LPC_AD<1> - @k2_1ib.K2	7A7 7C6 7D4 23D4 49C8 51C6					
	LPC_AD<2>	LPC_AD<2> - @k2_1ib.K2	7D4 23D4 49C8 51C4					
	LPC_AD<3>	LPC_AD<3> - @k2_1ib.K2	7D4 23D4 49C8 51C4					
	LPC_FRAME_L	LPC_FRAME_L - @k2_1ib.K2	7D4 23D4 49C8 51B6					
	LVDS_A_CLK_N	LVDS_A_CLK_N - @k2_1ib.K2	15C5 22D8					
	LVDS_A_CLK_P	LVDS_A_CLK_P - @k2_1ib.K2	22D7					
	LVDS_A_DATA_N<0>	LVDS_A_DATA_N<0> - @k2_1ib.K2	15C5 22D8					
	LVDS_A_DATA_N<1>	LVDS_A_DATA_N<1> - @k2_1ib.K2	15C5 22C8					
	LVDS_A_DATA_N<2>	LVDS_A_DATA_N<2> - @k2_1ib.K2	15C5 22C8					
	LVDS_A_DATA_P<0>	LVDS_A_DATA_P<0> - @k2_1ib.K2	15C5 22C8					
	LVDS_A_DATA_P<1>	LVDS_A_DATA_P<1> - @k2_1ib.K2	15C5 22C8					
	LVDS_A_DATA_P<2>	LVDS_A_DATA_P<2> - @k2_1ib.K2	15C5 22C8					
	LVDS_BKLT_CTL	LVDS_BKLT_CTL - @k2_1ib.K2	15D5 22D8					
	LVDS_BKLT_EN	LVDS_BKLT_EN - @k2_1ib.K2	22D7					
	LVDS_B_CLK_N	LVDS_B_CLK_N - @k2_1ib.K2	15D5 22D8					
	LVDS_B_CLK_P	LVDS_B_CLK_P - @k2_1ib.K2	7B3 22D7					
	LVDS_B_DATA_N<0>	LVDS_B_DATA_N<0> - @k2_1ib.K2	15C5 22C8					
	LVDS_B_DATA_N<1>	LVDS_B_DATA_N<1> - @k2_1ib.K2	15C5 22C8					
	LVDS_B_DATA_N<2>	LVDS_B_DATA_N<2> - @k2_1ib.K2	15C5 22C8					
	LVDS_B_DATA_P<0>	LVDS_B_DATA_P<0> - @k2_1ib.K2	15C5 22C8					
	LVDS_B_DATA_P<1>	LVDS_B_DATA_P<1> - @k2_1ib.K2	15C5 22C8					
	LVDS_B_DATA_P<2>	LVDS_B_DATA_P<2> - @k2_1ib.K2	15C5 22C8					
	LVDS_DBG	LVDS_DBG - @k2_1ib.K2	22D7					
	LVDS_L_CLK_N	LVDS_L_CLK_N - @k2_1ib.K2	85B4 90A6 108C3					
	LVDS_L_CLK_P	LVDS_L_CLK_P - @k2_1ib.K2	85B4 90A8 108C3					
	LVDS_L_DATA_N<0>	LVDS_L_DATA_N<0> - @k2_1ib.K2	85A4 90A6					
	LVDS_L_DATA_N<3..0>	LVDS_L_DATA_N<3..0> - @k2_1ib.K2	108C3					
	LVDS_L_DATA_N<1>	LVDS_L_DATA_N<1> - @k2_1ib.K2	85B4 90A8					
	LVDS_L_DATA_N<2>	LVDS_L_DATA_N<2> - @k2_1ib.K2	85B4 90A6					
	LVDS_L_DATA_N<3>	LVDS_L_DATA_N<3> - @k2_1ib.K2	85B4 90A6					
	LVDS_L_DATA_P<0>	LVDS_L_DATA_P<0> - @k2_1ib.K2	85B4 90A8					
	LVDS_L_DATA_P<1>	LVDS_L_DATA_P<1> - @k2_1ib.K2	85B4 90A8					
	LVDS_L_DATA_P<2>	LVDS_L_DATA_P<2> - @k2_1ib.K2	85B4 90A8					
	LVDS_L_DATA_P<3>	LVDS_L_DATA_P<3> - @k2_1ib.K2	85B4 90A8					
	LVDS_U_CLK_N	LVDS_U_CLK_N - @k2_1ib.K2	85B4 90A6 108C3					
	LVDS_U_CLK_P	LVDS_U_CLK_P - @k2_1ib.K2	85B4 90A8 108C3					
	LVDS_U_DATA_N<0>	LVDS_U_DATA_N<0> - @k2_1ib.K2	85A4 90A6					
	LVDS_U_DATA_N<3..0>	LVDS_U_DATA_N<3..0> - @k2_1ib.K2	108C3					
	LVDS_U_DATA_N<1>	LVDS_U_DATA_N<1> - @k2_1ib.K2	85B4 90A8					
	LVDS_U_DATA_N<2>	LVDS_U_DATA_N<2> - @k2_1ib.K2	85B4 90A6					
	LVDS_U_DATA_N<3>	LVDS_U_DATA_N<3> - @k2_1ib.K2	85B4 90A6					
	LVDS_U_DATA_P<0>	LVDS_U_DATA_P<0> - @k2_1ib.K2	85B4 90A6					
	LVDS_U_DATA_P<1>	LVDS_U_DATA_P<1> - @k2_1ib.K2	85B4 90A6					
	LVDS_U_DATA_P<2>	LVDS_U_DATA_P<2> - @k2_1ib.K2	85B4 90A6					
	LVDS_U_DATA_P<3>	LVDS_U_DATA_P<3> - @k2_1ib.K2	85B4 90A8					
	LVDS_VDD_EN	LVDS_VDD_EN - @k2_1ib.K2	15D5 22D8					
	LVDS_VREFH	LVDS_VREFH - @k2_1ib.K2	15D5 22D8					
	LVDS_VREFL	LVDS_VREFL - @k2_1ib.K2	22D7					
	LVDS_VREFH	LVDS_VREFH - @k2_1ib.K2	15D5 22D8					
	MEM_A_DQS_N<7>	MEM_A_DQS_N<7> - @k2_1ib.K2	787 17C5 31A3 102B3					
	MEM_A_DQS_P<0>	MEM_A_DQS_P<0> - @k2_1ib.K2	787 17C5 31D6 102B3					
	MEM_A_DQS_P<1>	MEM_A_DQS_P<1> - @k2_1ib.K2	787 17C5 31D6 102B3					
	MEM_A_DQS_P<2>	MEM_A_DQS_P<2> - @k2_1ib.K2	787 17C5 31C6 102B3					
	MEM_A_DQS_P<3>	MEM_A_DQS_P<3> - @k2_1ib.K2	787 17C5 31C3 102B3					
	MEM_A_DQS_P<4>	MEM_A_DQS_P<4> - @k2_1ib.K2	787 17C5 31B6 102B3					
	MEM_A_DQS_P<5>	MEM_A_DQS_P<5> - @k2_1ib.K2	787 17C5 31A3 102B3					
	MEM_A_DQS_P<6>	MEM_A_DQS_P<6> - @k2_1ib.K2	787 17C5 31A6 102B3					
	MEM_A_DQS_P<7>	MEM_A_DQS_P<7> - @k2_1ib.K2	787 17C5 31A3 102B3					
	MEM_A_RAS_L	MEM_A_RAS_L - @k2_1ib.K2	17B5 31B3 33B6 102D3					
	MEM_A_SA<0>	MEM_A_SA<0> - @k2_1ib.K2	31A4					
	MEM_A_SA<1>	MEM_A_SA<1> - @k2_1ib.K2	31A4					
	MEM_A_SA<2>	MEM_A_SA<2> - @k2_1ib.K2	17B5 31B6 33B6 102D3					
	MEM_A_SA<3>	MEM_A_SA<3> - @k2_1ib.K2	17C1 32B3 33B6					
	MEM_A_SA<4>	MEM_A_SA<4> - @k2_1ib.K2	102D1					
	MEM_A_SA<5>	MEM_A_SA<5> - @k2_1ib.K2	17C1 32B6 33B6					
	MEM_A_SA<6>	MEM_A_SA<6> - @k2_1ib.K2	17B1 32B3 33B6					
	MEM_A_SA<7>	MEM_A_SA<7> - @k2_1ib.K2	17B1 32C3 33B6					
	MEM_A_SA<8>	MEM_A_SA<8> - @k2_1ib.K2	17B1 32C3 33B6					
	MEM_A_SA<9>	MEM_A_SA<9> - @k2_1ib.K2	17B1 32C6 33B6					
	MEM_A_SA<10>	MEM_A_SA<10> - @k2_1ib.K2	17B1 32C6 33B6					
	MEM_A_SA<11>	MEM_A_SA<11> - @k2_1ib.K2	17B1 32C3 33A6					
	MEM_A_SA<12>	MEM_A_SA<12> - @k2_1ib.K2	17B1 32C3 33A6					
	MEM_A_SA<13>	MEM_A_SA<13> - @k2_1ib.K2	17B1 32B3 33A6					
	MEM_A_SA<14>	MEM_A_SA<14> - @k2_1ib.K2	16C6 32C3 33A6					
	MEM_A_SA<15>	MEM_A_SA<15> - @k2_1ib.K2	17D1 32B6 33A6					
	MEM_A_SA<16>	MEM_A_SA						

	8	7	6	5	4	3	2	1				
	PANEL_ID	PANEL_ID - @k2_1ib.K2	2882	PCI_REQ1_L	PCI_REQ1_L - @k2_1ib.K2	7C3 24A4 24B6 104D3	PGOOD_5V_S3_L	PGOOD_5V_S3_L - @k2_1ib.K2	7008 76D5	RUNSS_GATE_D_L	RUNSS_GATE_D_L - @k2_1ib.K2	70A7 70B7 70B7
	PCIE_ENET_D2R_C_N	TP_SB_GPI020 - @k2_1ib.K2	25C5 28B1	PCI_REQ2_L	PCI_REQ2_L - @k2_1ib.K2	7C3 24A4 24B6 104D3	PGOOD_12V_S0	PGOOD_12V_S0 - @k2_1ib.K2	7088 76D5	SATA_A_D2R_C_N	SATA_A_D2R_C_N - @k2_1ib.K2	45D7 103C3
	PCIE_ENET_D2R_C_P	PCIE_ENET_D2R_C_N - @k2_1ib.K2	37C4 108C3	PCI_RST_L	PCI_RST_L - @k2_1ib.K2	24A6 28B5	PGOOD_CR_S0	PGOOD_CR_S0 - @k2_1ib.K2	707C	SATA_A_D2R_C_P	SATA_A_D2R_C_P - @k2_1ib.K2	45C7 103C3
	PCIE_ENET_R2D_N	PCIE_ENET_D2R_C_P - @k2_1ib.K2	37C4 108C3	PCI_SERR_L	PCI_SERR_L - @k2_1ib.K2	28B4	PGOOD_MCH_CORE_S0	PGOOD_MCH_CORE_S0 - @k2_1ib.K2	70B4 74B3	SATA_A_D2R_N	SATA_A_D2R_N - @k2_1ib.K2	7B8 23B6 45C5 103C3
	PCIE_ENET_R2D_P	PCIE_ENET_R2D_N - @k2_1ib.K2	788 24C5 37C8 104C3	PCI_STOP_L	PCI_STOP_L - @k2_1ib.K2	7D2 24A4 24A6 28C4 104D3	PGOOD_S0_OUT1	PGOOD_S0_OUT1 - @k2_1ib.K2	70C3	SATA_A_R2D_C_P	SATA_A_R2D_C_P - @k2_1ib.K2	788 23B6 45C5 103D3
	PCIE_ENET_R2D_C_N	PCIE_ENET_R2D_P - @k2_1ib.K2	788 24C5 37C8 104C3	PCI_TRDY_L	PCI_TRDY_L - @k2_1ib.K2	24A4 24A6 104D3	PLT_RST_L	PLT_RST_L - @k2_1ib.K2	24A6 28D4	SATA_A_R2D_C_N	SATA_A_R2D_C_N - @k2_1ib.K2	23B6 45D5 103D3
	PCIE_ENET_R2D_C_P	PCIE_ENET_R2D_C_N - @k2_1ib.K2	24C5 37C8 104C3	PEG_COMP	PEG_COMP - @k2_1ib.K2	15D3	PM_BATLOW_L	PM_BATLOW_L - @k2_1ib.K2	25A5 25C3 49B8	SATA_A_R2D_C_P	SATA_A_R2D_C_P - @k2_1ib.K2	23B6 45D5 103D3
	PCIE_ENET_R2D_N	PCIE_ENET_R2D_C_P - @k2_1ib.K2	24C5 37C8 104C3	PEG_D2R_N<0>	PEG_D2R_N<0> - @k2_1ib.K2	15D3 84C4	PM_BMHSYV_L	PM_BMHSYV_L - @k2_1ib.K2	1686 25D5	SATA_A_R2D_N	SATA_A_R2D_N - @k2_1ib.K2	45D7 103D3
	PCIE_ENET_R2D_P	PCIE_ENET_R2D_N - @k2_1ib.K2	7D6 37C4 108C3	PEG_D2R_N<1>	PEG_D2R_N<1> - @k2_1ib.K2	101D3	PM_CLKRM_L	PM_CLKRM_L - @k2_1ib.K2	788 7D4 25C8 49C5 51B6	SATA_B_R2D_P	SATA_B_R2D_P - @k2_1ib.K2	45C7 103D3
	PCIE_FW_D2R_C_N	PCIE_ENET_R2D_P - @k2_1ib.K2	7D6 37C4 108C3	PEG_D2R_N<2>	PEG_D2R_N<2> - @k2_1ib.K2	15D3 84C4	PM_DDRSLVPR	PM_DDRSLVPR - @k2_1ib.K2	16A6 25C3 71C8 100B3	SATA_B_D2R_N	SATA_B_D2R_N - @k2_1ib.K2	23B6 45B7 103C3
	PCIE_FW_D2R_C_P	PCIE_FW_D2R_C_N - @k2_1ib.K2	40C3 108C3	PEG_D2R_N<3>	PEG_D2R_N<3> - @k2_1ib.K2	15D3 84B4	PM_EXTTLS<0>	PM_EXTTLS<0> - @k2_1ib.K2	16B7 31C3 49B8	TP_SATA_B_D2R_N	TP_SATA_B_D2R_N - @k2_1ib.K2	45B6
	PCIE_FW_D2R_N	PCIE_FW_D2R_C_P - @k2_1ib.K2	40C3 108C3	PEG_D2R_N<4>	PEG_D2R_N<4> - @k2_1ib.K2	15D3 84B4	PM_EXTTLS<1>	PM_EXTTLS<1> - @k2_1ib.K2	16B7 32C3 49B8	SATA_B_D2R_P	SATA_B_D2R_P - @k2_1ib.K2	23B6 45B7 103C3
	PCIE_FW_D2R_P	PCIE_FW_D2R_N - @k2_1ib.K2	7B8 40C2 42A3 104C3	PEG_D2R_N<5>	PEG_D2R_N<5> - @k2_1ib.K2	15D3 84B4	PM_LAN_ENABLE	PM_LAN_ENABLE - @k2_1ib.K2	25C2 49D8	TP_SATA_B_D2R_P	TP_SATA_B_D2R_P - @k2_1ib.K2	45B6
	PCIE_FW_R2D_C_N	TP_PCIE_FW_D2R_N - @k2_1ib.K2	24D5 42A2	PEG_D2R_N<6>	PEG_D2R_N<6> - @k2_1ib.K2	15D3 84B4	PM_LATRIGGER_L	PM_LATRIGGER_L - @k2_1ib.K2	13C3 24C8	SATA_B_DET_L	SATA_B_DET_L - @k2_1ib.K2	25D3
	PCIE_FW_R2D_C_P	PCIE_FW_D2R_P - @k2_1ib.K2	7B8 40C2 42A3 104C3	PEG_D2R_N<7>	PEG_D2R_N<7> - @k2_1ib.K2	15D3 84B4	PM_PWRBTN_L	PM_PWRBTN_L - @k2_1ib.K2	25C3 49C8	SATA_B_PWR_EN_L	SATA_B_PWR_EN_L - @k2_1ib.K2	25B5 25C5
	PCIE_FW_R2D_N	TP_PCIE_FW_D2R_P - @k2_1ib.K2	24D5 42A2	PEG_D2R_N<8>	PEG_D2R_N<8> - @k2_1ib.K2	15D3 84B4	PM_RI_L	PM_RI_L - @k2_1ib.K2	25A5 25D5	SATA_B_R2D_C_N	SATA_B_R2D_C_N - @k2_1ib.K2	23B6 45B6 103C3
	PCIE_FW_R2D_P	PCIE_FW_R2D_C_N - @k2_1ib.K2	40C1 42A2 104C3	PEG_D2R_N<9>	PEG_D2R_N<9> - @k2_1ib.K2	7A7 15D3 84B4 101D3	PM_RSRMST_L	PM_RSRMST_L - @k2_1ib.K2	25C2 49C8	SATA_B_R2D_C_P	TP_SATA_B_R2D_C_P - @k2_1ib.K2	45B7
	PCIE_FW_R2D_C_N	TP_PCIE_FW_R2D_C_N - @k2_1ib.K2	24D5 42A3	PEG_D2R_N<10>	PEG_D2R_N<10> - @k2_1ib.K2	101D3	PM_S4_STATE_L	PM_S4_STATE_L - @k2_1ib.K2	754 7D3 25D3 46C8 49C4	SATA_C_D2R_N	TP_SATA_B_R2D_P - @k2_1ib.K2	45B7
	PCIE_FW_R2D_C_P	PCIE_FW_R2D_C_P - @k2_1ib.K2	40C1 42A2 104C3	PEG_D2R_N<11>	PEG_D2R_N<11> - @k2_1ib.K2	15D3 84B4	PM_S4_STATE_L_SMC	PM_S4_STATE_L_SMC - @k2_1ib.K2	75D8 78D7	SATA_C_D2R_P	SATA_C_D2R_N - @k2_1ib.K2	45B6 45B7
	PCIE_FW_R2D_N	TP_PCIE_FW_R2D_C_P - @k2_1ib.K2	24D5 42A3	PEG_D2R_N<12>	PEG_D2R_N<12> - @k2_1ib.K2	15D3 84B4	PM_SLP_S3_L	PM_SLP_S3_L - @k2_1ib.K2	49C6	SATA_C_D2R_C_N	TP_SATA_C_D2R_N - @k2_1ib.K2	23B6 45B7
	PCIE_MINI_D2R_N	PCIE_FW_R2D_N - @k2_1ib.K2	7D6 40C3 108C3	PEG_D2R_N<13>	PEG_D2R_N<13> - @k2_1ib.K2	15D3 84A4	PM_SLP_S3_L_SMC	PM_SLP_S3_L_SMC - @k2_1ib.K2	49C6	SATA_C_R2D_C_N	TP_SATA_C_D2R_P - @k2_1ib.K2	23B6 45B7
	PCIE_MINI_D2R_P	PCIE_MINI_D2R_N - @k2_1ib.K2	788 24D5 34C8 104C3	PEG_D2R_N<14>	PEG_D2R_N<14> - @k2_1ib.K2	15D3 84A4	PM_SLP_S5_L	PM_SLP_S5_L - @k2_1ib.K2	6D8 754 25D3 49C4 70A8	SATA_C_R2D_C_P	SATA_C_D2R_P - @k2_1ib.K2	23B6 45B7
	PCIE_MINI_R2D_C_N	PCIE_MINI_D2R_P - @k2_1ib.K2	788 24C5 34C8 104C3	PEG_D2R_N<15>	PEG_D2R_N<15> - @k2_1ib.K2	15D3 84A4	PM_SLP_S5_L_SMC	PM_SLP_S5_L_SMC - @k2_1ib.K2	75A5 78B4 78B7 78D4	SATA_C_R2D_C_N	TP_SATA_C_R2D_N - @k2_1ib.K2	23B6 45B6
	PCIE_MINI_R2D_C_P	PCIE_MINI_R2D_C_N - @k2_1ib.K2	24C5 34B8 104C3	PEG_D2R_P<0>	PEG_D2R_P<0> - @k2_1ib.K2	15C3 84C4	PM_STPCPU_L	PM_STPCPU_L - @k2_1ib.K2	49C6	SATA_C_R2D_C_P	SATA_C_R2D_C_N - @k2_1ib.K2	23B6 45B6
	PCIE_MINI_R2D_N	PCIE_MINI_R2D_C_P - @k2_1ib.K2	24C5 34B8 104C3	PEG_D2R_P<1>	PEG_D2R_P<1> - @k2_1ib.K2	15C3 84C4	PM_STPPCI_L	PM_STPPCI_L - @k2_1ib.K2	25D3 49C5 50A2	SATA_C_R2D_C_N	TP_SATA_C_R2D_P - @k2_1ib.K2	23B6 45B6
	PCIE_MINI_R2D_P	PCIE_MINI_R2D_N - @k2_1ib.K2	34B6 108C3	PEG_D2R_P<2>	PEG_D2R_P<2> - @k2_1ib.K2	15C3 84C4	PM_SUS_STAT_L	PM_SUS_STAT_L - @k2_1ib.K2	25C8 29C3 30C2	SATA_BBIAS	SATA_C_R2D_C_P - @k2_1ib.K2	23B6 45B6
	PCI_AD<0>	PCIE_WAKE_L	25C8 34C5 37B8	PEG_D2R_P<3>	PEG_D2R_P<3> - @k2_1ib.K2	15C3 84C4	PM_SUS_STAT_L	PM_SUS_STAT_L - @k2_1ib.K2	51B4	SATA_BBIAS	SATA_BBIAS - @k2_1ib.K2	23B6 45B2
	PCI_AD<1>	PCI_AD<0> - @k2_1ib.K2	24B8 28C5	PEG_D2R_P<4>	PEG_D2R_P<4> - @k2_1ib.K2	15C3 84B4	PM_SYSRST_L	PM_SYSRST_L - @k2_1ib.K2	7B8 25D5 28A3 49B8	SATA_BBIAS_P	SATA_BBIAS_P - @k2_1ib.K2	23A6 45B2
	PCI_AD<2>	TP_PCIE_AD_0 - @k2_1ib.K2	28C4	PEG_D2R_P<5>	PEG_D2R_P<5> - @k2_1ib.K2	15C3 84B4	PM_THRMTRIP_L	PM_THRMTRIP_L - @k2_1ib.K2	10C6 16A6 23C2 50C3 100B3	SATA_BBIAS_N	SATA_BBIAS_N - @k2_1ib.K2	23B6 45B2
	PCI_AD<3>	PCI_AD<1> - @k2_1ib.K2	104D3	PEG_D2R_P<6>	PEG_D2R_P<6> - @k2_1ib.K2	15C3 84B4	PM_THRM_L	PM_THRM_L - @k2_1ib.K2	25C5	SB_A20GATE	SB_A20GATE - @k2_1ib.K2	23C4
	PCI_AD<4>	PCI_AD<2> - @k2_1ib.K2	28B4	PEG_D2R_P<7>	PEG_D2R_P<7> - @k2_1ib.K2	15C3 84B4	POWER_BUTTON_L	POWER_BUTTON_L - @k2_1ib.K2	50C7	SB_CLINK_VREF0	SB_CLINK_VREF0 - @k2_1ib.K2	25C3 104B3
	PCI_AD<5>	TP_PCIE_AD_1 - @k2_1ib.K2	24B8 28C5	PEG_D2R_P<8>	PEG_D2R_P<8> - @k2_1ib.K2	15C3 84B4	PP1V0_S5_FW_AVDD	PP1V0_S5_FW_AVDD - @k2_1ib.K2	40D3 42A6 42D4	SB_CLINK_VREF1	SB_CLINK_VREF1 - @k2_1ib.K2	25C3 104B3
	PCI_AD<6>	PCI_AD<3> - @k2_1ib.K2	28C4	PEG_D2R_P<9>	PEG_D2R_P<9> - @k2_1ib.K2	7A7 15C3 84B4 101D3	PP1V0_S5_FW_DVDD	PP1V0_S5_FW_DVDD - @k2_1ib.K2	40D6 42B8 42C4	SB_CLK14P3M_TIMER	SB_CLK14P3M_TIMER - @k2_1ib.K2	7B8 25D3 30A6 105B3
	PCI_AD<7>	PCI_AD<4> - @k2_1ib.K2	24B8 28C5	PEG_D2R_P<10>	PEG_D2R_P<10> - @k2_1ib.K2	15C3 84B4	PP1V05_S0_NB_VCCPG	PP1V05_S0_NB_VCCPG - @k2_1ib.K2	15D2 19B3 21D3	SB_CLK48M_USBC1R_L	SB_CLK48M_USBC1R_L - @k2_1ib.K2	24C2 21A7
	PCI_AD<8>	TP_PCIE_AD_2 - @k2_1ib.K2	28C4	PEG_D2R_P<11>	PEG_D2R_P<11> - @k2_1ib.K2	15C3 84B4	PP1V05_S0_NB_VCCP	PP1V05_S0_NB_VCCP - @k2_1ib.K2	19B3 21C3	SB_CLK48M_USBC1R_R	SB_CLK48M_USBC1R_R - @k2_1ib.K2	24C2 21A7
	PCI_AD<9>	PCI_AD<5> - @k2_1ib.K2	24B8 28C5	PEG_D2R_P<12>	PEG_D2R_P<12> - @k2_1ib.K2	15C3 84B4	PP1V05_S0_NB_VCCD	PP1V05_S0_NB_VCCD - @k2_1ib.K2	1986 22B1	SB_CRT_TVD07_MUX_L	SB_CRT_TVD07_MUX_L - @k2_1ib.K2	25A5 25B3
	PCI_AD<10>	PCI_AD<6> - @k2_1ib.K2	28C4	PEG_D2R_P<13>	PEG_D2R_P<13> - @k2_1ib.K2	15C3 84A4	PP1V05_S0_NB_VCCD_TVD	PP1V05_S0_NB_VCCD_TVD - @k2_1ib.K2	1986 22B1	SB_GPI010_C11	SB_GPI010_C11 - @k2_1ib.K2	25A5 25B3
	PCI_AD<11>	TP_PCIE_AD_3 - @k2_1ib.K2	28C4	PEG_D2R_P<14>	PEG_D2R_P<14> - @k2_1ib.K2	15C3 84A4	AC			SB_GPI010_C12	SB_GPI010_C12 - @k2_1ib.K2	25A5 25B3
	PCI_AD<12>	PCI_AD<7> - @k2_1ib.K2	24B8 28C5	PEG_D2R_P<15>	PEG_D2R_P<15> - @k2_1ib.K2	15C3 84A4	PP1V5_S0_SB_VCCDMIPPL	PP1V5_S0_SB_VCCDMIPPL - @k2_1ib.K2	26C3 27A6	SB_GPI018	SB_GPI018 - @k2_1ib.K2	25C5
	PCI_AD<13>	PCI_AD<8> - @k2_1ib.K2	28C4	PEG_RD2_C_N<0>	PEG_RD2_C_N<0> - @k2_1ib.K2	15C3 84C8	L			SB_GPI030	SB_GPI030 - @k2_1ib.K2	13C3 24C8
	PCI_AD<14>	TP_PCIE_AD_4 - @k2_1ib.K2	7D2 28C4	PEG_RD2_C_N<1>	PEG_RD2_C_N<1> - @k2_1ib.K2	15C3 84A4	PP1V5_S0_SB_VCCDMIPLL	PP1V5_S0_SB_VCCDMIPLL - @k2_1ib.K2	26C3 27A6	SB_GPI036	SB_GPI036 - @k2_1ib.K2	25D3
	PCI_AD<15>	PCI_AD<9> - @k2_1ib.K2	24B8 28C5	PEG_RD2_C_N<2>	PEG_RD2_C_N<2> - @k2_1ib.K2	15C3 84A4	L_F		27A8	SB_GPI040	SB_GPI040 - @k2_1ib.K2	13C3 24C8
	PCI_AD<16>	PCI_AD<10> - @k2_1ib.K2	24B8 28C5	PEG_RD2_C_N<3>	PEG_RD2_C_N<3> - @k2_1ib.K2	15C3 84A4	PP1V5_S0_SB_VCCSATAP	PP1V5_S0_SB_VCCSATAP - @k2_1ib.K2	26B6 27A6	SB_INTVRMEN	SB_INTVRMEN - @k2_1ib.K2	23D6
	PCI_AD<17>	TP_PCIE_AD_5 - @k2_1ib.K2	28C4	PEG_RD2_C_N<4>	PEG_RD2_C_N<4> - @k2_1ib.K2	15C3 84B8	LL			SB_INTVRMEN_SLP	SB_INTVRMEN_SLP - @k2_1ib.K2	23C6
	PCI_AD<18>	PCI_AD<11> - @k2_1ib.K2	24B8 28C5	PEG_RD2_C_N<5>	PEG_RD2_C_N<5> - @k2_1ib.K2	15C3 84B8	PP1V5_S0_SB_VCCSATAPL	PP1V5_S0_SB_VCCSATAPL - @k2_1ib.K2	27A8	SB_LAN100_SLP	SB_LAN100_SLP - @k2_1ib.K2	23C6
	PCI_AD<19>	PCI_AD<12> - @k2_1ib.K2	28C4	PEG_RD2_C_N<6>	PEG_RD2_C_N<6> - @k2_1ib.K2	15C3 84B8	LL_F			SB_LAN100_SLP	SB_LAN100_SLP - @k2_1ib.K2	23C6
	PCI_AD<20>	TP_PCIE_AD_6 - @k2_1ib.K2	28C4	PEG_RD2_C_N<7>	PEG_RD2_C_N<7> - @k2_1ib.K2	15C3 84B8	PP1V8_S3_R	PP1V8_S3_R - @k2_1ib.K2	75C1	SB_RCTN_L	SB_RCTN_L - @k2_1ib.K2	23C4
	PCI_AD<21>	PCI_AD<13> - @k2_1ib.K2	28C4	PEG_RD2_C_N<8>	PEG_RD2_C_N<8> - @k2_1ib.K2	15C3 84B8	PP1V9_ENET_CTAP	PP1V9_ENET_CTAP - @k2_1ib.K2	39D7	SB_RTC_RST_L	SB_RTC_RST_L - @k2_1ib.K2	48A 1B8 23D8 28D5
	PCI_AD<22>	TP_PCIE_AD_7 - @k2_1ib.K2	24B8 28C5	PEG_RD2_C_N<9>	PEG_RD2_C_N<9> - @k2_1ib.K2	15C3 84B8	PP1V9_ENET_PHY_AVDD	PP1V9_ENET_PHY_AVDD - @k2_1ib.K2	37C6 104B3	SB_RTC_X1	SB_RTC_X1 - @k2_1ib.K2	23D8 28C8
	PCI_AD<23>	PCI_AD<14> - @k2_1ib.K2	24B8 28C5	PEG_RD2_C_N<10>	PEG_RD2_C_N<10> - @k2_1ib.K2	15C3 84B8	PP1V9_S3_ENET	PP1V9_S3_ENET - @k2_1ib.K2	37C7 38C3 39D8	SB_RTC_X1_R	SB_RTC_X1_R - @k2_1ib.K2	28C7
	PCI_AD<24>	TP_PCIE_AD_8 - @k2_1ib.K2	28C4	PEG_RD2_C_N<11>	PEG_RD2_C_N<11> - @k2_1ib.K2	15C3 84B8	PP1V25_S0M_NB_MPLL_R	PP1V25_S0M_NB_MPLL_R - @k2_1ib.K2	21C3	SB_RTC_X2	SB_RTC_X2 - @k2_1ib.K2	23D8 28C8
	PCI_AD<25>	PCI_AD<15> - @k2_1ib.K2	24B8 28C5	PEG_RD2_C_N<12>	PEG_RD2_C_N<12> - @k2_1ib.K2	15C3 84A8	C			SB_SATALED_L	SB_SATALED_L - @k2_1ib.K2	45C2
	PCI_AD<26>	PCI_AD<16> - @k2_1ib.K2	24B8 28C5	PEG_RD2_C_N<13>	PEG_RD2_C_N<13> - @k2_1ib.K2	15C3 84A8	PP1V25_S0M_NB_VCCAMD	PP1V25_S0M_NB_VCCAMD - @k2_1ib.K2	16A2 19C3 21A6	SMC_EXCARD_OC_L	SMC_EXCARD_OC_L - @k2_1ib.K2	45C3 49B8 50B2
	PCI_AD<27>	TP_PCIE_AD_9 - @k2_1ib.K2	28C4	PEG_RD2_C_N<14>	PEG_RD2_C_N<14> - @k2_1ib.K2	15C3 84A8	PP1V25_S0M_NB_VCCA_H	PP1V25_S0M_NB_VCCA_H - @k2_1ib.K2	19D6 21D1	TP_SATALED_L	TP_SATALED_L - @k2_1ib.K2	23B6 45C3
	PCI_AD<28>	PCI_AD<17> - @k2_1ib.K2	24B8 28C5	PEG_RD2_C_N<15>	PEG_RD2_C_N<15> - @k2_1ib.K2	15C3 84A8	PLL			SMC_EXCARD_OC_R	SMC_EXCARD_OC_R - @k2_1ib.K2	45C3 49B8 50B2
	PCI_AD<29>	TP_PCIE_AD_10 - @k2_1ib.K2	28C4	PEG_RD2_C_P<0>	PEG_RD2_C_P<0> - @k2_1ib.K2	15C3 84C8	PP1V25_S0M_NB_VCCM	PP1V25_S0M_NB_VCCM - @k2_1ib.K2	19D6 21C1	SB_SATALED_R_L	SB_SATALED_R_L - @k2_1ib.K2	45C2
	PCI_AD<30>	PCI_AD<18> - @k2_1ib.K2	24B8 28B5	PEG_RD2_C_P<1>	PEG_RD2_C_P<1> - @k2_1ib.K2	15C3 84C8	PLL			SB_SATALED_R_L	SB_SATALED_R_L - @k2_1ib.K2	45C2
	PCI_AD<31..21>	TP_PCIE_AD_11 - @k2_1ib.K2	28C4									

8		7		6		5		4		3		2		1	
Title: Cref Part Report				C2182 CAP_402 k2[21D2]		C3334 CAP_402 k2[33C4]		C4364 CAP_402 k2[43B7]							
Design: k2				C2183 CAP_805 k2[21C3]		C3336 CAP_402 k2[33C4]		C4404 CAP_402 k2[44B6]							
Date: Jan 8 14:39:56 2008				C2184 CAP_402 k2[21C2]		C3338 CAP_402 k2[33C4]		C4405 CAP_402 k2[44B3]							
				C2190 CAP_603 k2[21B4]		C3340 CAP_402 k2[33C4]		C4406 CAP_805 k2[44B3]							
C600 CAP_402 k2[607]				C2191 CAP_402 k2[21B3]		C3342 CAP_402 k2[33B4]		C4510 CAP_402 k2[45D6]							
C623 CAP_805 k2[607]				C2192 CAP_402 k2[21B3]		C3344 CAP_402 k2[33B4]		C4511 CAP_402 k2[45D6]							
C624 CAP_1210 k2[608]				C2195 CAP_603 k2[21A4]		C3346 CAP_402 k2[33B4]		C4515 CAP_402 k2[45C6]							
C625 CAP_P_6_3X5.5-SM k2[608]				C2196 CAP_805 k2[21A3]		C3348 CAP_402 k2[33B4]		C4516 CAP_402 k2[45C6]							
C626 CAP_402 k2[608]				C2197 CAP_402 k2[21A3]		C3350 CAP_402 k2[33B4]		C4600 CAP_P_CASE-D2-LF k2[46C8]							
C627 CAP_402 k2[608]				C2200 CAP_402 k2[22B2]		C3352 CAP_402 k2[33B4]		C4601 CAP_402 k2[46C7]							
C628 CAP_402 k2[606]				C2201 FILTER_3P_A_NFM18 k2[22B2]		C3354 CAP_402 k2[33B4]		C4602 CAP_402 k2[46C7]							
C629 CAP_402 k2[607]				C2213 CAP_603 k2[22B2]		C3356 CAP_402 k2[33B4]		C4603 CAP_402 k2[46C7]							
C630 CAP_402 k2[606]				C2500 CAP_402 k2[25C2]		C3358 CAP_402 k2[33A4]		C4604 CAP_402 k2[46D8]							
C631 CAP_402 k2[606]				C2501 CAP_402 k2[25B2]		C3360 CAP_402 k2[33A4]		C4605 CAP_402 k2[46D7]							
C1000 CAP_402 k2[10B5]				C2600 CAP_402 k2[26A3]		C3362 CAP_402 k2[33A4]		C4613 CAP_402 k2[46D2]							
C1200 CAP_805 k2[12D7]				C2601 CAP_402 k2[26A3]		C3364 CAP_402 k2[33A4]		C4623 CAP_402 k2[46C5]							
C1201 CAP_805 k2[12D6]				C2700 CAP_P_SM-CASE-C1 k2[27C7]		C3366 CAP_402 k2[33A4]		C4633 CAP_402 k2[46A5]							
C1202 CAP_805 k2[12D6]				C2701 CAP_402 k2[27A6]		C3368 CAP_402 k2[33A4]		C4650 CAP_402 k2[46D5]							
C1203 CAP_805 k2[12D6]				C2702 CAP_402 k2[27B1]		C3370 CAP_402 k2[33A4]		C4700 CAP_805-1 k2[47D7]							
C1204 CAP_805 k2[12D6]				C2703 CAP_402-1 k2[27C8]		C3400 CAP_402 k2[34C3]		C4701 CAP_402 k2[47D6]							
C1205 CAP_805 k2[12D5]				C2704 CAP_402 k2[27D8]		C3401 CAP_603 k2[34C3]		C4720 CAP_805-1 k2[47D3]							
C1206 CAP_805 k2[12D5]				C2705 CAP_805 k2[27C7]		C3410 CAP_402 k2[34C3]		C4721 CAP_402 k2[47D3]							
C1207 CAP_805 k2[12D5]				C2706 CAP_805 k2[27C7]		C3420 CAP_402 k2[34C3]		C4781 CAP_402 k2[47A2]							
C1208 CAP_805 k2[12D4]				C2707 CAP_603 k2[27C7]		C3421 CAP_603 k2[34C3]		C4902 CAP_805 k2[49D4]							
C1209 CAP_805 k2[12D4]				C2708 CAP_603 k2[27A6]		C3430 CAP_402 k2[34B7]		C4903 CAP_402 k2[49D4]							
C1210 CAP_805 k2[12C7]				C2711 CAP_402 k2[27D1]		C3431 CAP_402 k2[34B7]		C4904 CAP_402 k2[49D3]							
C1211 CAP_805 k2[12C6]				C2712 CAP_402 k2[27C1]		C3700 CAP_603 k2[37D6]		C4905 CAP_402 k2[49D3]							
C1212 CAP_805 k2[12C6]				C2714 CAP_402 k2[27D1]		C3701 CAP_402 k2[37D6]		C4906 CAP_402 k2[49D3]							
C1213 CAP_805 k2[12C6]				C2715 CAP_402 k2[27C1]		C3702 CAP_402 k2[37D5]		C4907 CAP_402 k2[49D2]							
C1214 CAP_805 k2[12C6]				C2717 CAP_402 k2[27A6]		C3703 CAP_402 k2[37D5]		C4920 CAP_402 k2[49C3]							
C1215 CAP_805 k2[12C5]				C2718 CAP_402 k2[27B1]		C3704 CAP_402 k2[37D5]		C5000 CAP_402 k2[50D7]							
C1216 CAP_805 k2[12C5]				C2719 CAP_402 k2[27D3]		C3705 CAP_402 k2[37D4]		C5001 CAP_402 k2[50D7]							
C1217 CAP_805 k2[12C5]				C2721 CAP_402 k2[27B3]		C3706 CAP_402 k2[37D4]		C5010 CAP_402 k2[50C6]							
C1218 CAP_805 k2[12C4]				C2722 CAP_402 k2[27B1]		C3707 CAP_402 k2[37D4]		C5020 CAP_402 k2[50C7]							
C1219 CAP_805 k2[12C4]				C2723 CAP_402 k2[27B1]		C3708 CAP_402 k2[37D3]		C5021 CAP_402 k2[50C7]							
C1220 CAP_805 k2[12C4]				C2724 CAP_603 k2[27B1]		C3710 CAP_603 k2[37D6]		C5065 CAP_402 k2[50B8]							
C1221 CAP_805 k2[12C6]				C2725 CAP_402 k2[27D3]		C3711 CAP_402 k2[37D6]		C5066 CAP_402 k2[50B7]							
C1222 CAP_805 k2[12C6]				C2726 CAP_402 k2[27C3]		C3712 CAP_402 k2[37D5]		C5067 CAP_402 k2[50B7]							
C1223 CAP_805 k2[12C6]				C2727 CAP_402 k2[27C3]		C3713 CAP_402 k2[37D5]		C5309 CAP_402 k2[53D6]							
C1224 CAP_805 k2[12C6]				C2728 CAP_402 k2[27C3]		C3714 CAP_402 k2[37D5]		C5359 CAP_402 k2[53D3]							
C1225 CAP_805 k2[12C5]				C2729 CAP_402 k2[27D5]		C3715 CAP_402 k2[37D4]		C5370 CAP_402 k2[53C7]							
C1226 CAP_805 k2[12B7]				C2730 CAP_402 k2[27D5]		C3720 CAP_603 k2[37C5]		C5380 CAP_402 k2[53C5]							
C1227 CAP_805 k2[12B6]				C2731 CAP_402 k2[27D5]		C3721 CAP_402 k2[37C5]		C5381 CAP_402 k2[53C4]							
C1228 CAP_805 k2[12B6]				C2732 CAP_603 k2[27B7]		C3722 CAP_402 k2[37C5]		C5382 CAP_402 k2[53B3]							
C1229 CAP_805 k2[12B6]				C2733 CAP_603 k2[27C5]		C3723 CAP_402 k2[37C4]		C5383 CAP_402 k2[53B1]							
C1230 CAP_805 k2[12B6]				C2734 CAP_402 k2[27D5]		C3724 CAP_402 k2[37C4]		C5384 CAP_402 k2[53B1]							
C1231 CAP_805 k2[12B5]				C2735 CAP_402 k2[27A6]		C3730 CAP_402 k2[37C7]		C5385 CAP_402 k2[53B4]							
C1235 CAP_P_6_3X8-SM k2[12A3]				C2736 CAP_603 k2[27B7]		C3731 CAP_402 k2[37C7]		C5388 CAP_402 k2[53A3]							
C1236 CAP_402 k2[12A2]				C2737 CAP_402 k2[27C3]		C3735 CAP_402 k2[37C5]		C5500 CAP_402 k2[55C7]							
C1237 CAP_402 k2[12A2]				C2738 CAP_402 k2[27C3]		C3736 CAP_402 k2[37C5]		C5501 CAP_402 k2[55B4]							
C1238 CAP_402 k2[12A2]				C2739 CAP_805 k2[27C1]		C3740 CAP_402 k2[37B7]		C5502 CAP_805-1 k2[55B4]							
C1239 CAP_402 k2[12A2]				C2741 CAP_402 k2[27B3]		C3742 CAP_402 k2[37B6]		C5503 CAP_402 k2[55B4]							
C1240 CAP_402 k2[12A1]				C2805 CAP_402 k2[28D5]		C3744 CAP_402 k2[37B6]		C5510 CAP_402 k2[55A7]							
C1241 CAP_402 k2[12A1]				C2808 CAP_402 k2[28C6]		C3746 CAP_402 k2[37B5]		C5511 CAP_402 k2[55A6]							
C1250 CAP_P_CASE-D2-SM1 k2[12B7]				C2809 CAP_402 k2[28C6]		C3750 CAP_402 k2[37B5]		C5550 CAP_402 k2[55B7]							
C1251 CAP_P_CASE-D2-SM1 k2[12B6]				C2810 CAP_402 k2[28D6]		C3751 CAP_402 k2[37B5]		C5551 CAP_402 k2[55B6]							
C1252 CAP_P_CASE-D2-SM1 k2[12B5]				C2811 CAP_402 k2[28B7]		C3780 CAP_402 k2[37B2]		C5560 CAP_402 k2[55C5]							
C1253 CAP_P_CASE-D2-SM1 k2[12B5]				C2900 CAP_402 k2[29D7]		C3800 CAP_805 k2[38C6]		C5570 CAP_402 k2[55D3]							
C1254 CAP_P_CASE-D2-SM1 k2[12B6]				C2901 CAP_603 k2[29D6]		C3801 CAP_402 k2[38C6]		C5580 CAP_402 k2[55C4]							
C1255 CAP_P_CASE-D2-SM1 k2[12B5]				C2902 CAP_402 k2[29D6]		C3802 CAP_805 k2[38C6]		C5601 CAP_805 k2[56D5]							
C1280 CAP_603 k2[12B3]				C2903 CAP_402 k2[29D6]		C3803 CAP_603 k2[38C5]		C5602 CAP_P_6_3X5.5SM1 k2[56C4]							
C1281 CAP_402 k2[12B2]				C2904 CAP_402 k2[29D5]		C3804 CAP_402 k2[38C5]		C5603 CAP_805 k2[56B5]							
C1300 CAP_402 k2[13B5]				C2905 CAP_402 k2[29D5]		C3805 CAP_603 k2[38C4]		C5605 CAP_P_6_3X5.5SM1 k2[56B3]							
C1301 CAP_402 k2[13B4]				C2906 CAP_402 k2[29D5]		C3810 CAP_805 k2[38B6]		C5701 CAP_805 k2[57C5]							
C1410 CAP_402 k2[14A6]				C2907 CAP_603 k2[29C5]		C3811 CAP_402 k2[38B6]		C5702 CAP_P_6_3X5.5SM1 k2[57C3]							
C1425 CAP_402 k2[14A7]				C2908 CAP_402 k2[29C5]		C3812 CAP_805 k2[38B6]		C6100 CAP_402 k2[61C4]							
C1615 CAP_402 k2[16C3]				C2909 CAP_402 k2[29D4]		C3813 CAP_603 k2[38B5]		C7000 CAP_402 k2[70C6]							
C1616 CAP_402 k2[16C3]				C2910 CAP_603 k2[29D3]		C3814 CAP_402 k2[38B5]		C7001 CAP_402 k2[70C6]							
C1622 CAP_603 k2[16C1]				C2911 CAP_402 k2[29D2]		C3815 CAP_603 k2[38A4]		C7002 CAP_402 k2[70C6]							
C1623 CAP_402 k2[16C1]				C2912 CAP_402 k2[29D4]		C3816 CAP_402 k2[38A4]		C7003 CAP_402 k2[70C6]							
C1624 CAP_603 k2[16C1]				C2913 CAP_402 k2[29D3]		C3900 CAP_402 k2[39D7]		C7010 CAP_603 k2[70D6]							
C1625 CAP_402 k2[16C1]				C2914 CAP_603 k2[29D3]		C3901 CAP_402 k2[39D7]		C7052 CAP_402 k2[70D2]							
C1640 CAP_402 k2[16A3]				C2915 CAP_402 k2[29C4]		C3902 CAP_402 k2[39D6]		C7056 CAP_402 k2[70D1]							
C1801 CAP_402 k2[18A4]				C2916 CAP_603 k2[29C3]		C3903 CAP_402 k2[39D6]		C7060 CAP_402 k2[70A5]							
C1802 CAP_402 k2[18A4]				C2989 CAP_402 k2[29C6]		C3910 CAP_1808 k2[39A3]		C7061 CAP_402 k2[70B5]							
C1803 CAP_402 k2[18A4]				C2990 CAP_402 k2[29C5]		C4000 CAP_402 k2[40B7]		C7062 CAP_402 k2[70B5]							
C1804 CAP_402 k2[18A4]				C3100 CAP_603 k2[31B2]		C4001 CAP_402 k2[40B7]		C7090 CAP_402 k2[70A3]							
C1805 CAP_402 k2[18A5]				C3101 CAP_603 k2[31B2]		C4010 CAP_402 k2[40C2]		C7100 CAP_402 k2[71C4]							
C1806 CAP_402 k2[18A5]				C3110 CAP_402 k2[31B2]		C4011 CAP_402 k2[40C2]		C7101 CAP_1206-1 k2[71D1]							
C1807 CAP_402 k2[18A5]				C3111 CAP_402 k2[31B2]		C4020 CAP_402 k2[40C3]		C7102 CAP_402 k2[71B4]							
C1911 CAP_402 k2[19A3]				C3112 CAP_402 k2[31B1]		C4021 CAP_402 k2[40C3]		C7103 CAP_402 k2[71C2]							
C1912 CAP_402 k2[19A3]				C3113 CAP_402 k2[31B1]		C4090 CAP_402 k2[40B6]		C7104 CAP_402 k2[71B2]							
C1913 CAP_402 k2[19A3]				C3114 CAP_402 k2[31B2]		C4200 CAP_402-LF k2[42C7]		C7105 CAP_402 k2[71C8]							
C2100 CAP_P_6_3X8-SM k2[21D7]				C3115 CAP_402 k2[31B2]		C4201 CAP_402-LF k2[42C7]		C7106 CAP_402 k2[71B8]							
C2101 CAP_805 k2[21D7]				C3116 CAP_402 k2[31B1]		C4210 CAP_402 k2[42C6]		C7107 CAP_402 k2[71B7]							
C2102 CAP_402 k2[21D7]				C3117 CAP_402 k2[31B1]		C4211 CAP_4									

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
D	C7235 CAP_603 k2[72D6]	C7245 CAP_402 k2[72C2]	C7247 CAP_402 k2[72D4]	C7254 CAP_P_TH k2[72D2]	C7255 CAP_1206-1 k2[72D2]	C7290 CAP_402 k2[72C4]	C7300 CAP_P_CASE-D2-SM k2[73C8]	C7301 CAP_805 k2[73B8]	C7302 CAP_402 k2[73B7]	C7303 CAP_805 k2[73C7]	C7304 CAP_805 k2[73C8]	C7305 CAP_805 k2[73C7]	C7310 CAP_603 k2[73C7]	C7324 CAP_402 k2[73B7]	C7330 CAP_603-1 k2[73D6]	C7331 CAP_603 k2[73C6]	C7332 CAP_402 k2[73B5]	C7335 CAP_402 k2[73B6]	C7340 CAP_P_TH k2[73D7]	C7341 CAP_1206-1 k2[73D7]	C7342 CAP_1206-1 k2[73D6]	C7345 CAP_402 k2[73B3]	C7360 CAP_603 k2[73D2]	C7361 CAP_603 k2[73C2]	C7364 CAP_402 k2[73B2]	C7370 CAP_402 k2[73B2]	C7372 CAP_402 k2[73B8]	C7381 CAP_1206-1 k2[73D2]	C7382 CAP_1206-1 k2[73D2]	C7390 CAP_P_CASE-D2-SM k2[73C1]	C7391 CAP_P_CASE-D2-SM k2[73C2]	C7392 CAP_805 k2[73C1]	C7393 CAP_805 k2[73C1]	C7400 CAP_P_CASE-D2-SM k2[74C8]	C7401 CAP_805 k2[74C8]	C7402 CAP_402 k2[74B7]	C7403 CAP_P_CASE-D2-SM k2[74C2]	C7404 CAP_805 k2[74C8]	C7410 CAP_603 k2[74C7]	C7424 CAP_402 k2[74B7]	C7430 CAP_603-1 k2[74D6]	C7431 CAP_603 k2[74C6]	C7432 CAP_402 k2[74B5]	C7435 CAP_402 k2[74B6]	C7440 CAP_P_TH k2[74D7]	C7441 CAP_1206-1 k2[74D7]	C7442 CAP_1206-1 k2[74D6]	C7445 CAP_402 k2[74B3]	C7460 CAP_603-1 k2[74D2]	C7461 CAP_603 k2[74C2]	C7464 CAP_402 k2[74B2]	C7470 CAP_402 k2[74B2]	C7472 CAP_402 k2[74B4]	C7480 CAP_P_TH k2[74D3]	C7481 CAP_1206-1 k2[74D2]	C7482 CAP_1206-1 k2[74D2]	C7490 CAP_P_TH k2[74C2]	C7491 CAP_P_TH1 k2[74C1]	C7492 CAP_805 k2[74C1]	C7493 CAP_805 k2[74C1]	C7500 CAP_603 k2[75D5]	C7501 CAP_603 k2[75D6]	C7502 CAP_603 k2[75D6]	C7503 CAP_402 k2[75C2]	C7506 CAP_402 k2[75C8]	C7507 CAP_402 k2[75C9]	C7508 CAP_603 k2[75C7]	C7509 CAP_402 k2[75D4]	C7510 CAP_402 k2[75C5]	C7530 CAP_P_TH k2[75D5]	C7531 CAP_603 k2[75D4]	C7532 CAP_P_TH k2[75D5]	C7533 CAP_1206-1 k2[75D5]	C7534 CAP_1206-1 k2[75D4]	C7540 CAP_805 k2[75C3]	C7541 CAP_805 k2[75C3]	C7542 CAP_P_CASE-D2-SM k2[75C2]	C7543 CAP_P_CASE-D2-SM k2[75C2]	C7544 CAP_P_CASE-D2-SM k2[75C2]	C7545 CAP_402 k2[75D3]	C7547 CAP_402 k2[75D7]	C7550 CAP_402 k2[75B4]	C7551 CAP_805-1 k2[75A6]	C7552 CAP_805-1 k2[75A4]	C7553 CAP_402 k2[75A6]	C7555 CAP_P_CASE-C3 k2[75C3]	C7559 CAP_603 k2[75B5]	C7560 CAP_402 k2[75D8]	C7564 CAP_402 k2[75C3]	C7585 CAP_402 k2[75B3]	C7586 CAP_402 k2[75B2]	C7587 CAP_402 k2[75B2]	C7588 CAP_402 k2[75B2]	C7589 CAP_402 k2[75B1]	C7590 CAP_402 k2[75B3]	C7591 CAP_402 k2[75B2]	C7592 CAP_402 k2[75B2]	C7593 CAP_402 k2[75B2]	C7594 CAP_402 k2[75B1]	C7595 CAP_402 k2[75B3]	C7596 CAP_402 k2[75B2]	C7597 CAP_402 k2[75B2]	C7598 CAP_402 k2[75B2]	C7599 CAP_402 k2[75B1]	C7600 CAP_603 k2[76C4]	C7601 CAP_603 k2[76A4]	C7602 CAP_402 k2[76A4]	C7604 CAP_402 k2[76A3]	C7605 CAP_402 k2[76B5]	C7607 CAP_402 k2[76A3]	C7608 CAP_402 k2[76D2]	C7609 CAP_402 k2[76D7]	C7612 CAP_603 k2[76A7]	C7613 CAP_603 k2[76A7]	C7621 CAP_402 k2[76B6]	C7622 CAP_402 k2[76C5]	C7624 CAP_402 k2[76C6]	C7625 CAP_402 k2[76B6]	C7626 CAP_402 k2[76B6]	C7628 CAP_402 k2[76B7]	C7629 CAP_402 k2[76B7]	C7630 CAP_402 k2[76A5]	C7631 CAP_402 k2[76C7]	C7632 CAP_402 k2[76C2]	C7640 CAP_1206-1 k2[76D6]	C7641 CAP_1206-1 k2[76D6]	C7642 CAP_1206-1 k2[76D6]	C7643 CAP_1206-1 k2[76D6]	C7650 CAP_805 k2[76B7]	C7651 CAP_P_CASE-D3L k2[76B8]	C7652 CAP_805 k2[76B8]	C7653 CAP_805 k2[76C8]	C7654 CAP_805 k2[76C8]	C7661 CAP_402 k2[76B3]	C7662 CAP_402 k2[76C4]	C7664 CAP_402 k2[76C3]	C7665 CAP_402 k2[76B4]	C7666 CAP_402 k2[76B3]	C7668 CAP_402 k2[76B2]	C7669 CAP_402 k2[76B2]	C7670 CAP_402 k2[76B4]	C7680 CAP_1206-1 k2[76D3]	C7681 CAP_1206-1 k2[76D4]	C7682 CAP_P_SM-1 k2[76D4]	C7689 CAP_402 k2[76B4]	C7690 CAP_805 k2[76B2]	C7691 CAP_P_CASE-D3L k2[76B1]	C7692 CAP_P_CASE-D3L k2[76B1]	C7693 CAP_P_CASE-D3L k2[76B1]	C7700 CAP_805 k2[77B5]	C7705 CAP_805 k2[77B5]	C7706 CAP_603 k2[77B4]	C7710 CAP_805 k2[77D6]	C7712 CAP_402-1 k2[77D4]	C7715 CAP_805 k2[77D3]	C7800 CAP_402 k2[78D2]	C7801 CAP_402 k2[78D2]	C7810 CAP_402 k2[78D6]	C7811 CAP_402 k2[78D6]	C7850 CAP_402 k2[78B2]	C7851 CAP_402 k2[78C2]	C7895 CAP_402 k2[78B7]	C7896 CAP_402 k2[78B5]	C7899 CAP_402 k2[78C6]	C8400 CAP_P_SM-LF k2[84C5]	C8401 CAP_805 k2[84C7]	C8410 CAP_402 k2[84C7]	C8411 CAP_402 k2[84C7]	C8412 CAP_402 k2[84C5]	C8413 CAP_402 k2[84C4]	C8420 CAP_402 k2[84C7]	C8421 CAP_402 k2[84C7]	C8422 CAP_402 k2[84C7]	C8423 CAP_402 k2[84C7]	C8424 CAP_402 k2[84B7]	C8425 CAP_402 k2[84B7]	C8426 CAP_402 k2[84B7]	C8427 CAP_402 k2[84B7]	C8428 CAP_402 k2[84B7]	C8429 CAP_402 k2[84B7]	C8430 CAP_402 k2[84B7]	C8431 CAP_402 k2[84B7]	C8432 CAP_402 k2[84B7]	C8433 CAP_402 k2[84B7]	C8434 CAP_402 k2[84B7]	C8435 CAP_402 k2[84B7]	C8436 CAP_402 k2[84B7]	C8437 CAP_402 k2[84B7]	C8438 CAP_402 k2[84B7]	C8439 CAP_402 k2[84B7]	C8440 CAP_402 k2[84B7]	C8441 CAP_402 k2[84A7]	C8442 CAP_402 k2[84A7]	C8443 CAP_402 k2[84A7]	C8444 CAP_402 k2[84A7]	C8445 CAP_402 k2[84A7]	C8446 CAP_402 k2[84A7]	C8447 CAP_402 k2[84A7]	C8448 CAP_402 k2[84A7]	C8449 CAP_402 k2[84A7]	C8450 CAP_402 k2[84A7]	C8451 CAP_402 k2[84A7]	C8500 CAP_805 k2[85A5]	C8510 CAP_402 k2[85A4]	C8511 CAP_402 k2[85A4]	C8570 CAP_402 k2[85D2]	C9000 CAP_603-1 k2[90C7]	C9001 CAP_402 k2[90C5]	C9010 CAP_402 k2[90A8]	C9020 CAP_1210 k2[90C5]	C9130 CAP_402 k2[91B7]	C9131 CAP_805-1 k2[91B7]	C9140 CAP_402 k2[91A5]	C9141 CAP_402 k2[91B5]	C9142 CAP_402 k2[91B5]	C9143 CAP_402 k2[91A6]	C9144 CAP_402 k2[91B6]	C9145 CAP_402 k2[91B6]	C9160 CAP_402 k2[91B4]	C9161 CAP_402 k2[91B4]	C9162 CAP_402 k2[91A2]	C9163 CAP_402 k2[91A2]	C9410 CAP_603 k2[94C3]	C9411 CAP_402 k2[94D3]	C9413 CAP_402 k2[94C2]	C9414 CAP_402 k2[94C2]	C9800 CAP_805 k2[98C5]	C9801 CAP_402 k2[98C4]	C9802 CAP_402 k2[98C4]	D2185 DIODE_SCHOT_SOT23 k2[21C4]	D2186 DIODE_SCHOT_SOT23 k2[21B4]	D2702 DIODE_SCHOT_6PB_SOT- k2[27D8 27D8]	D2800 DIODE_SCHOT_6PB_SOT- k2[28D6]	D4390 ZENER_SOT23 k2[43A6]	D4600 DIODE_SCHOT_3P_A_SC- k2[46C2]	D4601 DIODE_SCHOT_3P_A_SC- k2[46B5]	D4602 DIODE_SCHOT_3P_A_SC- k2[46A5]	D5600 DIODE_SOT23 k2[56C4]	D5601 DIODE_SOT23 k2[56B4]	D5700 DIODE_SOT23 k2[57C4]	D7100 DIODE_SCHOT_SMB k2[71D2]	D7101 DIODE_SCHOT_SMB k2[71B2]	D7200 DIODE_SCHOT_SMB k2[72C3]	D7300 DIODE_SCHOT_SP_TLM83 k2[73B6]	D7301 DIODE_SCHOT_SOT23 k2[73C6]	D7373 DIODE_SCHOT_SP_TLM83 k2[73B3]	D7374 DIODE_SCHOT_SOT23 k2[73C3]	D7400 DIODE_SCHOT_SP_TLM83 k2[74B6]	D7401 DIODE_SCHOT_SOT23 k2[74C6]	D7473 DIODE_SCHOT_SP_TLM83 k2[74B3]	D7474 DIODE_SCHOT_SOT23 k2[74C4]	D7520 DIODE_SCHOT_SP_TLM83 k2[75C4]	D7600 DIODE_SCHOT_SP_TLM83 k2[76B7]	D7601 DIODE_SCHOT_SP_TLM83 k2[76B2]	D7624 DIODE_SCHOT_SOD-323 k2[76C6]	D7664 DIODE_SCHOT_SOD-323 k2[76C3]	D7750 DIODE_SCHOT_SOD-123 k2[77B5]	D7810 DIODE_SCHOT_SOD-123 k2[78C6]	D9400 ZENER_CASE425 k2[94C1]	D9410 DIODE_SCHOT_SOD-123 k2[94D6]	DE4300 DIODE_SCHOT_SMB k2[43D7]	DP4310 DIODE_DUAL_6P_SOT-36 k2[43D4 43D3]	DP4311 DIODE_DUAL_6P_SOT-36 k2[43C4 43C3]	DP4320 DIODE_DUAL_6P_SOT-36 k2[43B5 43B4]	DP4321 DIODE_DUAL_6P_SOT-36 k2[43A5 43A4]	DS4599 LED_2_0X1.25MM-SM k2[45C2]	F4300 FUSE_SM k2[43D6]	F4310 FUSE_SM k2[43D6]	F4310 FUSE_S05 k2[43D5]	FL4300 FILTER_4P_L701-SM k2[43B3]	FL4310 FILTER_4P_L701-SM k2[43B3]	J600 CON_M12RT_D_THB_M-RT k2[6D7]	J1000 MEROM_BGA-SKT-P k2[10C3 10D7]	J1000 MEROM_BGA-SKT-P k2[11D3 11D7]	J1300 CON_F60ST_D_SML_F-ST k2[13C4]	J2800 BATTERY_2P_SM k2[28D8]	J3100 CON_F20RT_DDR2DIMM_ k2[31D5]	J3100 SMT_SM_F-RT-SM k2[31D5]	J3200 CON_F20RT_DDR2DIMM_ k2[32D5]	J3200 SMT_SM_F-RT-SM k2[32D5]	J3400 CON_F52RT_D2MT_SM_F- k2[34C5]	J3400 RT-SM k2[34C5]	J3900 CON_RJ45_8ANG_D3MT_T k2[39C3]	J3900 H_F-ANG-TH k2[39C3]	J4300 CON_F9ANG_1394B_D6MT k2[43C2]	J4300 _TH_F-ANG-TH k2[43C2]	J4301 CON_F6ANG_S3MT_1394A k2[43B2]	J4301 _TH_F-ANG-TH k2[43B2]	J4401 CON_M50RT_D2MT_SM_M- k2[44C4]	J4401 RT-SM k2[44C4]	J4510 CON_M7ST_SATA_SM_M-S k2[45D7]	J4510 T-SM k2[45D7]	J4610 CON_F4ANG_S4MT_USB_T k2[46D1]	J4610 H_F-ANG-TH1 k2[46D1]	J4620 CON_F4ANG_S4MT_USB_T k2[46B4]	J4620 H_F-ANG-TH1 k2[46B4]	J4630 CON_F4ANG_S4MT_USB_T k2[46A4]	J4630 H_F-ANG-TH1 k2[46A4]	J4700 CON_M5ST_S2MT_SM_M-S k2[47B5]	J4700 T-SM k2[47B5]	J4720 CON_M4ST_S2MT_SM_M-S k2[47D2]	J4720 T-SM k2[47D2]	J4780 CON_M4ST_S2MT_SM_M-S k2[47B2]	J4780 T-SM k2[47B2]	J5010 CON_M2ST_S2MT_SM_M-S k2[50C6]	J5010 T-SM k2[50C6]	J5100 CON_F30STSM_5047_SML k2[51B5]	J5500 CON_M5ST_S2MT_SM_PN1 k2[55D7]	J5500 VD_M-ST-SM k2[55D7]	J5510 CON_M2ST_S2MT_SM_M-S k2[55A7]	J5510 T-SM k2[55A7]	J5511 CON_M2RT_S2MT_SM_M-R k2[55A5]	J5511 T-SM k2[55A5]	J5550 CON_M3RT_S2MT_SM_M-R k2[55B7]	J5550 T-SM k2[55B7]	J5551 CON_M2RT_S2MT_SM_M-R k2[55B5]	J5551 T-SM1 k2[55B5]	J5560 CON_M5ST_S2MT_SM_PN1 k2[55D6]	J5560 VD_M-ST-SM k2[55D6]	J5600 CON_M4ST_S2MT_SM_M-S k2[56D3]	J5600 T-SM k2[56D3]	J5601 CON_M4RT_S2MT_SM_M-R k2[56B2]	J5601 T-SM2 k2[56B2]	J5700 CON_M4ST_S2MT_SM_M-S k2[57C2]	J5700 T-SM k2[57C2]	J8400 CON_F230RT_MXM_SML_F k2[84C5]	J8400 -RT-SM k2[84C5]	J8400 CON_F230RT_MXM_SML_F k2[85C6]	J8400 -RT-SM k2[85C6]	J9002 CON_F30ST_D_SM_F-ST- k2[90B7]	J9002 SM k2[90B7]	J9410 CON_DVI_F32ST_Q2MT_S k2[94D5]	J9410 M_F-ST-SM1 k2[94D5]	J9800 CON_F22RT_S2MT_SM_F- k2[98C5]	J9800 RT-SM k2[98C5]	L2150 IND_0603 k2[21A7]	L2173 IND_1210 k2[21D4]	L2181 IND_0603 k2[21D2]	L2183 IND_0603 k2[21C2]	L2190 IND_0805 k2[21B3]	L2195 IND_0805 k2[21A3]	L2700 IND_0805-1 k2[27C8]	L2702 IND_0805 k2[27A7]	L2703 IND_1210 k2[27A7]	L2901 IND_0402 k2[29D7]	L2902 IND_0402 k2[29D3]	L2903 IND_0402 k2[29C7]	L3800 IND_0805-1 k2[38C6]	L3810 IND_0805-1 k2[38B6]	L4200 IND_0402-LF k2[42D5]	L4210 IND_0402-LF k2[42B2]	L4211 IND_0402-LF k2[42B2]	L4300 IND_SM k2[43D3]	L4301 IND_SM k2[43B4]	L4610 IND_SM k2[46D3]	L4612 FILTER_4P_L701-SM k2[46D3]	L4620 IND_SM k2[46C6]	L4622 FILTER_4P_L701-SM k2[46B6]	L4630 IND_SM k2[46B6]	L4632 FILTER_4P_L701-SM k2[46A6]	L4700 IND_SM k2[47D6]	L4701 FILTER_4P_L701-SM k2[47B6]	L4710 FILTER_4P_L701-SM k2[47A6]	L7100 IND_MSQ121R36LE-TH k2[71D2]	L7101 IND_MSQ121R36LE-TH k2[71B2]	L7200 IND_MSQ121R36LE-TH k2[72C3]	L7300 IND_MMDO6EZ-SM k2[73C7]	L7360 IND_MMDO6EZ-SM k2[73C2]	L7400 IND_MMDO6EZ-SM k2[74C7]	L7460 IND_IHLP5050-MMD12C k2[74C2]	L7580 IND_MSQ111R5LE-TH k2[75C3]	L7620 IND_MMDO6EZ-SM k2[76B7]	L7680 IND_MSQ12113R0LE-TH k2[76B2]	L7710 IND_IHLP k2[77D4]	L9000 IND_SM k2[90C6]	L9140 IND_0402 k2[91A5]	L9141 IND_0402 k2[91B5]	L9142 IND_0402 k2[91B5]	L9160 IND_0402 k2[91B2]	L9161 IND_0402 k2[91A2]	L9400 FILTER_4P_SM k2[94D7]	L9401 FILTER_4P_SM k2[94D7]	L9402 FILTER_4P_SM k2[94C7]	L9403 FILTER_4P_SM k2[94B7]	L9410 IND_SM-1 k2[94D4]	LED601 LED_2_0X1.25MM-SM k2[6A8]	LED602 LED_2_0X1.25MM-SM k2[6A7]	LED603 LED_2_0X1.25MM-SM k2[6A6]	LED604 LED_2_0X1.25MM-SM k2[6B7]	LED3902 LED_2_0X1.25MM-SM k2[39A7]	LED3901 LED_2_0X1.25MM-SM k2[39A7]	LED3902 LED_2_0X1.25MM-SM k2[39A7]	LED3903 LED_2_0X1.25MM-SM k2[39A6]	LED4400 LED_2_0X1.25MM-SM k2[44B5]	PP1000 PROBEPOINT_SM k2[7D7]	PP1001 PROBEPOINT_SM k2[7D7]	PP1002 PROBEPOINT_SM k2[7D7]	PP1003 PROBEPOINT_SM k2[7D7]	PP1004 PROBEPOINT_SM k2[7D7]	PP1005 PROBEPOINT_SM k2[7D7]	PP1006 PROBEPOINT_SM k2[7D7]	PP1007 PROBEPOINT_SM k2[7D7]	PP1008 PROBEPOINT_SM k2[7D7]	PP1009 PROBEPOINT_SM k2[7D7]	PP1010 PROBEPOINT_SM k2[7D7]	PP1011 PROBEPOINT_SM k2[7D7]	PP1012 PROBEPOINT_SM k2[7D7]	PP1013 PROBEPOINT_SM k2[7D7]	PP1014 PROBEPOINT_SM k2[7D7]	PP1015 PROBEPOINT_SM k2[7D7]	PP1016 PROBEPOINT_SM k2[7D7]	PP1017 PROBEPOINT_SM k2[7D7]	PP1018 PROBEPOINT_SM k2[7D7]	PP1019 PROBEPOINT_SM k2[7D7]	PP1020 PROBEPOINT_SM k2[7D7]	PP1021 PROBEPOINT_SM k2[7C7]	PP1022 PROBEPOINT_SM k2[7C7]	PP1023 PROBEPOINT_SM k2[7C7]	PP1024 PROBEPOINT_SM k2[7C7]	PP1025 PROBEPOINT_SM k2[7C7]	PP1026 PROBEPOINT_SM k2[7C7]	PP1027 PROBEPOINT_SM k2[7C7]	PP1028 PROBEPOINT_SM k2[7C7]	PP1029 PROBEPOINT_SM k2[7C7]	PP1030 PROBEPOINT_SM k2[7C7]	PP1031 PROBEPOINT_SM k2[7C7]	PP1032 PROBEPOINT_SM k2[7C7]	PP1033 PROBEPOINT_SM k2[7C7]	PP1034 PROBEPOINT_SM k2[7C7]	PP1035 PROBEPOINT_SM k2[7C7]	PP1400 PROBEPOINT_SM k2[7D6]	PP1401 PROBEPOINT_SM k2[7D6]	PP1402 PROBEPOINT_SM k2[7D6]	PP1403 PROBEPOINT_SM k2[7D6]	PP1404 PROBEPOINT_SM k2[7D6]	PP1405 PROBEPOINT_SM k2[7D6]	PP1406 PROBEPOINT_SM k2[7D6]	PP1407 PROBEPOINT_SM k2[7D6]	PP1408 PROBEPOINT_SM k2[7D6]	PP1409 PROBEPOINT_SM k2[7D6]	PP1410 PROBEPOINT_SM k2[7D6]	PP1411 PROBEPOINT_SM k2[7D6]	PP1412 PROBEPOINT_SM k2[7D6]	PP1413 PROBEPOINT_SM k2[7D6]	PP1414 PROBEPOINT_SM k2[7D6]	PP1415 PROBEPOINT_SM k2[7D6]	PP1416 PROBEPOINT_SM k2[7D6]	PP1417 PROBEPOINT_SM k2[7D6]	PP1418 PROBEPOINT_SM k2[7D6]	PP1419 PROBEPOINT_SM k2[7D6]	PP1420 PROBEPOINT_SM k2[7D6]	PP1421 PROBEPOINT_SM k2[7C6]	PP1422 PROBEPOINT_SM k2[7C6]	PP1423 PROBEPOINT_SM k2[7C6]	PP1424 PROBEPOINT_SM k2[7C6]	PP1425 PROBEPOINT_SM k2[7C6]	PP1426 PROBEPOINT_SM k2[7C6]	PP1427 PROBEPOINT_SM k2[7C6]	PP1428 PROBEPOINT_SM k2[7C6]	PP1429 PROBEPOINT_SM k2[7C6]	PP1430 PROBEPOINT_SM k2[7C6]	PP1431 PROBEPOINT_SM k2[7C6]	PP1432 PROBEPOINT_SM k2[7C6]	PP1433 PROBEPOINT_SM k2[7C6]	PP1434 PROBEPOINT_SM k2[7C6]	PP1435 PROBEPOINT_SM k2[7C6]	PP1436 PROBEPOINT_SM k2[7C6]	PP1437 PROBEPOINT_SM k2[7C6]	PP1438 PROBEPOINT_SM k2[7C6]	PP1439 PROBEPOINT_SM k2[7C6]	PP1440 PROBEPOINT_SM k2[7C6]	PP1441 PROBEPOINT_SM k2[7C6]	PP1442 PROBEPOINT_SM k2[7C6]	PP1443 PROBEPOINT_SM k2[7C6]	PP1444 PROBEPOINT_SM k2[7B6]	PP1445 PROBEPOINT_SM k2[7B6]	PP1446 PROBEPOINT_SM k2[7B6]
C	C7235 CAP_603 k2[72D6]	C7245 CAP_402 k2[72C2]	C7247 CAP_402 k2[72D4]	C7254 CAP_P_TH k2[72D2]	C7255 CAP_1206-1 k2[72D2]	C7290 CAP_402 k2[72C4]	C7300 CAP_P_CASE-D2-SM k2[73C8]	C7301 CAP_805 k2[73B8]	C7302 CAP_402 k2[73B7]	C7303 CAP_805 k2[73C7]	C7304 CAP_805 k2[73C8]	C7305 CAP_805 k2[73C7]	C7310 CAP_603 k2[73C7]	C7324 CAP_402 k2[73B7]	C7330 CAP_603-1 k2[73D6]	C7331 CAP_603 k2[73C6]	C7332 CAP_402 k2[73B5]	C7335 CAP_402 k2[73B6]	C7340 CAP_P_TH k2[73D7]	C7341 CAP_1206-1 k2[73D7]	C7342 CAP_1206-1 k2[73D6]	C7345 CAP_402 k2[73B3]	C7360 CAP_603 k2[73D2]	C7361 CAP_603 k2[73C2]	C7364 CAP_402 k2[73B2]	C7370 CAP_402 k2[73B2]	C7372 CAP_402 k2[73B8]	C7381 CAP_1206-1 k2[73D2]	C7382 CAP_1206-1 k2[73D2]	C7390 CAP_P_CASE-D2-SM k2[73C1]	C7391 CAP_P_CASE-D2-SM k2[73C2]	C7392 CAP_805 k2[73C1]	C7393 CAP_805 k2[73C1]	C7400 CAP_P_CASE-D2-SM k2[74C8]	C7401 CAP_805 k2[74C8]	C7402 CAP_402 k2[74B7]	C7403 CAP_P_CASE-D2-SM k2[74C2]	C7404 CAP_805 k2[74C8]	C7410 CAP_603 k2[74C7]	C7424 CAP_402 k2[74B7]	C7430 CAP_603-1 k2[74D6]	C7431 CAP_603 k2[74C6]	C7432 CAP_402 k2[74B5]	C7435 CAP_402 k2[74B6]	C7440 CAP_P_TH k2[74D7]	C7441 CAP_1206-1 k2[74D7]	C7442 CAP_1206-1 k2[74D6]	C7445 CAP_402 k2[74B3]	C7460 CAP_603-1 k2[74D2]	C7461 CAP_603 k2[74C2]	C7464 CAP_402 k2[74B2]	C7470 CAP_402 k2[74B2]	C7472 CAP_402 k2[74B4]	C7480 CAP_P_TH k2[74D3]	C7481 CAP_																																																																																																																																																																																																																																																																																																																																																																																																																																						

	8	7	6	5	4	3	2	1
D	PP1447	PROBEPOINT_SM	k2[786]					
	PP1448	PROBEPOINT_SM	k2[786]					
	PP1449	PROBEPOINT_SM	k2[786]					
	PP1450	PROBEPOINT_SM	k2[786]					
	PP1451	PROBEPOINT_SM	k2[786]					
	PP1452	PROBEPOINT_SM	k2[786]					
	PP1453	PROBEPOINT_SM	k2[786]					
	PP1454	PROBEPOINT_SM	k2[786]					
	PP1455	PROBEPOINT_SM	k2[786]					
	PP1456	PROBEPOINT_SM	k2[786]					
	PP1457	PROBEPOINT_SM	k2[786]					
	PP1458	PROBEPOINT_SM	k2[786]					
	PP1459	PROBEPOINT_SM	k2[786]					
	PP1460	PROBEPOINT_SM	k2[786]					
	PP1461	PROBEPOINT_SM	k2[786]					
	PP1462	PROBEPOINT_SM	k2[786]					
	PP1463	PROBEPOINT_SM	k2[786]					
	PP1464	PROBEPOINT_SM	k2[786]					
	PP1465	PROBEPOINT_SM	k2[786]					
	PP1466	PROBEPOINT_SM	k2[786]					
	PP1467	PROBEPOINT_SM	k2[786]					
	PP1468	PROBEPOINT_SM	k2[786]					
	PP1469	PROBEPOINT_SM	k2[786]					
	PP1470	PROBEPOINT_SM	k2[786]					
	PP1471	PROBEPOINT_SM	k2[786]					
	PP1472	PROBEPOINT_SM	k2[786]					
	PP1473	PROBEPOINT_SM	k2[786]					
	PP1474	PROBEPOINT_SM	k2[786]					
	PP1475	PROBEPOINT_SM	k2[786]					
	PP1476	PROBEPOINT_SM	k2[786]					
	PP1477	PROBEPOINT_SM	k2[786]					
	PP1478	PROBEPOINT_SM	k2[786]					
	PP1479	PROBEPOINT_SM	k2[786]					
	PP1480	PROBEPOINT_SM	k2[786]					
	PP1481	PROBEPOINT_SM	k2[786]					
	PP1482	PROBEPOINT_SM	k2[786]					
	PP1483	PROBEPOINT_SM	k2[786]					
	PP1484	PROBEPOINT_SM	k2[786]					
	PP1485	PROBEPOINT_SM	k2[786]					
	PP1486	PROBEPOINT_SM	k2[786]					
	PP1487	PROBEPOINT_SM	k2[786]					
	PP1488	PROBEPOINT_SM	k2[786]					
	PP1489	PROBEPOINT_SM	k2[786]					
	PP1490	PROBEPOINT_SM	k2[786]					
	PP1491	PROBEPOINT_SM	k2[786]					
	PP1492	PROBEPOINT_SM	k2[786]					
	PP1493	PROBEPOINT_SM	k2[786]					
	PP2100	PROBEPOINT_SM	k2[786]					
PP2101	PROBEPOINT_SM	k2[786]						
PP2102	PROBEPOINT_SM	k2[786]						
PP2103	PROBEPOINT_SM	k2[786]						
PP2104	PROBEPOINT_SM	k2[786]						
PP2105	PROBEPOINT_SM	k2[786]						
PP2106	PROBEPOINT_SM	k2[786]						
PP2107	PROBEPOINT_SM	k2[786]						
PP2108	PROBEPOINT_SM	k2[786]						
PP2109	PROBEPOINT_SM	k2[786]						
PP2110	PROBEPOINT_SM	k2[786]						
PP2111	PROBEPOINT_SM	k2[786]						
PP2112	PROBEPOINT_SM	k2[786]						
PP2113	PROBEPOINT_SM	k2[786]						
PP2114	PROBEPOINT_SM	k2[786]						
PP2115	PROBEPOINT_SM	k2[786]						
PP2116	PROBEPOINT_SM	k2[786]						
PP2117	PROBEPOINT_SM	k2[786]						
PP2118	PROBEPOINT_SM	k2[786]						
PP2119	PROBEPOINT_SM	k2[786]						
PP2120	PROBEPOINT_SM	k2[786]						
PP2121	PROBEPOINT_SM	k2[786]						
PP2122	PROBEPOINT_SM	k2[786]						
PP2123	PROBEPOINT_SM	k2[786]						
PP2124	PROBEPOINT_SM	k2[786]						
PP2125	PROBEPOINT_SM	k2[786]						
PP2126	PROBEPOINT_SM	k2[786]						
PP2127	PROBEPOINT_SM	k2[786]						
PP2128	PROBEPOINT_SM	k2[786]						
PP2129	PROBEPOINT_SM	k2[786]						
PP2130	PROBEPOINT_SM	k2[786]						
PP2131	PROBEPOINT_SM	k2[786]						
PP2132	PROBEPOINT_SM	k2[786]						
PP2133	PROBEPOINT_SM	k2[786]						
PP3700	PROBEPOINT_SM	k2[786]						
PP3701	PROBEPOINT_SM	k2[786]						
PP3702	PROBEPOINT_SM	k2[786]						
PP3703	PROBEPOINT_SM	k2[786]						
PP3704	PROBEPOINT_SM	k2[786]						
PP4000	PROBEPOINT_SM	k2[786]						
PP4001	PROBEPOINT_SM	k2[786]						
PP4002	PROBEPOINT_SM	k2[786]						
PP4003	PROBEPOINT_SM	k2[786]						
PP4004	PROBEPOINT_SM	k2[786]						
PP4900	PROBEPOINT_SM	k2[786]						
PP4901	PROBEPOINT_SM	k2[786]						
PP4903	PROBEPOINT_SM	k2[786]						
Q600	TRA_2N7002_SOT23-LF	k2[688]						
Q610	TRA_2N7002_SOT23-LF	k2[607]						
Q3800	TRA_PBS5540Z_SOT23	k2[38C4]						
Q3810	TRA_PBS5540Z_SOT23	k2[38A4]						
Q4200	TRA_BCP69_SOT23-4	k2[42D6]						
Q4600	TRA_2N7002_SOT23-LF	k2[46C8]						
Q5077	TRA_DUAL_MMMDT3904_SO	k2[50D1 50D2]						
	T-363-LF							
Q5095	TRA_2N7002DW_SOT-363	k2[50C2 50C2]						
Q5190	TRA_DUAL_MMMDT3904_SO	k2[51B3 51C4]						
	T-363-LF							
Q5339	TRA_2N7002_SOT23-LF	k2[53B7]						
Q5341	TRA_FDC796N_SUPERSOT	k2[53B6]						
	-6							
Q5570	TRA_2N7002DW_SOT-363	k2[55D1 55C2]						
Q5600	TRA_NTH55443T1_1206A	k2[56D4]						
	-03-LF							
Q5602	TRA_2N7002_SOT23-LF	k2[56D6]						
Q5603	TRA_NTH55443T1_1206A	k2[56B4]						
	-03-LF							
Q5605	TRA_2N7002_SOT23-LF	k2[56B6]						
Q5700	TRA_NTH55443T1_1206A	k2[57D4]						
	-03-LF							
Q5702	TRA_2N7002_SOT23-LF	k2[57C5]						
Q7006	TRA_DUAL_SSM6N15FE_S	k2[70A7 70B6]						
	OT563							
Q7007	TRA_DUAL_SSM6N15FE_S	k2[70A6 70B6]						
	OT563							
Q7100	TRA_MOSFET_NCHN_5P1_	k2[71D3]						
C	Q7101	TRA_MOSFET_NCHN_5P2_	k2[71D3]					
	Q7102	TRA_MOSFET_NCHN_5P1_	k2[71C3]					
	Q7103	TRA_MOSFET_NCHN_5P2_	k2[71B3]					
	Q7104	TRA_MOSFET_NCHN_5P2_	k2[71C3]					
	Q7105	TRA_MOSFET_NCHN_5P2_	k2[71B3]					
	Q7200	TRA_MOSFET_NCHN_5P1_	k2[72C4]					
	Q7201	TRA_MOSFET_NCHN_5P2_	k2[72C4]					
	Q7204	TRA_MOSFET_NCHN_5P2_	k2[72C3]					
		MLP5X6-LFFPAK						
	Q7300	TRA_FMS9620S_MLP	k2[73C5]					
	Q7360	TRA_FMS9620S_MLP	k2[73C3]					
	Q7400	TRA_FMS9620S_MLP	k2[74C6]					
	Q7460	TRA_FMS9620S_MICROFET	k2[74C3]					
		3X3						
	Q7461	TRA_FMS9620S_MICROFET	k2[74C3]					
		3X3						
	Q7520	TRA_MOSFET_NCHN_5P1_	k2[75D4]					
		MLP5X6-LFFPAK						
	Q7521	TRA_MOSFET_NCHN_5P2_	k2[75C4]					
		MLP5X6-LFFPAK						
	Q7603	TRA_2N7002_SOT23-LF	k2[76A6]					
	Q7620	TRA_FMS9620S_MLP	k2[76C7]					
	Q7640	TRA_SINGLE_MOSFET_PC	k2[53B7]					
		HN_SOT-23						
	Q7660	TRA_MOSFET_NCHN_5P1_	k2[76C3]					
		MLP5X6-LFFPAK						
	Q7661	TRA_MOSFET_NCHN_5P2_	k2[76B3]					
		MLP5X6-LFFPAK						
	Q7800	TRA_IRF7410_SO-8	k2[78D2]					
	Q7801	TRA_SINGLE_MOSFET_NC	k2[78D3]					
		HN_SOT23						
	Q7810	TRA_IRF7410_SO-8	k2[78D6]					
	Q7811	TRA_SINGLE_MOSFET_NC	k2[78D7]					
		HN_SOT23						
	Q7850	TRA_IRF7410_SO-8	k2[78C2]					
	Q7851	TRA_SINGLE_MOSFET_NC	k2[78B3]					
		HN_SOT23						
	Q7895	TRA_MOSFET_NCHN_5P_S	k2[78B6]					
		O-4						
	Q7896	TRA_2N7002_SOT23-LF	k2[78B7]					
	Q7897	TRA_SINGLE_MOSFET_NC	k2[78B6]					
		HN_SOT23						
	Q9000	TRA_S13443DV_TSOP-LF	k2[90C7]					
	Q9001	TRA_2N7002_SOT23-LF	k2[90B7]					
	Q9411	TRA_2N7002DW_SOT-363	k2[94D2 94C2]					
	R600	RES_402	k2[6A7]					
	R602	RES_402	k2[6A8]					
	R604	RES_402	k2[6B7]					
R605	RES_402	k2[6A6]						
R610	RES_402	k2[6D7]						
R1002	RES_402	k2[10D5]						
R1003	RES_402	k2[10C5]						
R1004	RES_402	k2[10C5]						
R1005	RES_402	k2[10B5]						
R1006	RES_402	k2[10B5]						
R1007	RES_402	k2[10A4]						
R1012	RES_402	k2[10A4]						
R1016	RES_402	k2[10B1]						
R1017	RES_402	k2[10B1]						
R1018	RES_402	k2[10B1]						
R1019	RES_402	k2[10B1]						
R1020	RES_402	k2[10B7]						
R1021	RES_402	k2[10B7]						
R1022	RES_402	k2[10A7]						
R1023	RES_402	k2[10A7]						
R1024	RES_402	k2[10A7]						
R1030	RES_402	k2[10A4]						
R1100	RES_402	k2[11B5]						
R1101	RES_402	k2[11A5]						

	8	7	6	5	4	3	2	1				
D	R5041	RES_402	k2[50B1]	R7081	RES_402	k2[70D3]	R7850	RES_402	k2[78B3]	U7501	SN74LVC1G07_SCT0	k2[75D8]
	R5042	RES_402	k2[50B1]	R7092	RES_402	k2[70B3]	R7851	RES_402	k2[78B3]	U7550	LREG_BD3533FVM_MSOP	k2[75B4]
	R5043	RES_402	k2[50B1]	R7100	RES_402	k2[71C2]	R7870	RES_402	k2[78C7]	8		
	R5046	RES_402	k2[50A1]	R7101	RES_603	k2[71C2]	R7895	RES_402	k2[78B7]	U7600	LTC3728L_QFN	k2[76C5]
	R5047	RES_402	k2[50B1]	R7102	RES_1206	k2[71B3]	R7896	RES_402	k2[78B6]	U7601	COMPARATOR_LM393_SOI	k2[76D6 76A7]
	R5048	RES_402	k2[50A1]	R7103	RES_1206	k2[71D3]	R7897	RES_402	k2[78B6]	-1-LF		
	R5070	RES_402	k2[50D2]	R7104	RES_402	k2[71C1]	R7898	RES_402	k2[78B6]	U7710	TPS62050_MSOP	k2[77D5]
	R5071	RES_402	k2[50D3]	R7105	RES_402	k2[71B2]	R8500	RES_402	k2[85C7]	U7750	VREG_T448025BF_HSOP3	k2[77B5]
	R5078	RES_405	k2[50D1]	R7106	RES_603	k2[71B2]	R8501	RES_402	k2[85C5]	U8570	EEPROM_M24C02_S08	k2[85D2]
	R5080	RES_402	k2[50B1]	R7107	RES_402	k2[71B1]	R8502	RES_402	k2[85C7]	U9130	VIDEO_TS3V330_S0P	k2[91B7]
	R5082	RES_402	k2[50B1]	R7108	RES_402	k2[71C8]	R8503	RES_402	k2[85A4]	U9160	74LVC1G125LF_SOT23-5	k2[91B4]
	R5083	RES_402	k2[50A1]	R7109	RES_402	k2[71B7]	R8505	RES_402	k2[85B4]	U9161	74LVC1G125LF_SOT23-5	k2[91A4]
	R5084	RES_402	k2[50A1]	R7110	RES_402	k2[71B7]	R8570	RES_402	k2[85D3]	VR5065	VREF_REF3133_SOT23-3	k2[50B8]
	R5088	RES_402	k2[50A1]	R7111	RES_402	k2[71B8]	R9000	RES_402	k2[90C8]	XW4900	SHORT_SM	k2[49C2]
	R5090	RES_402	k2[50B1]	R7112	RES_402	k2[71D7]	R9001	RES_402	k2[90C7]	XW5309	SHORT_SM	k2[53D7]
	R5091	RES_402	k2[50B1]	R7114	RES_402	k2[71B7]	R9002	RES_805	k2[90C8]	XW5500	SHORT_SM	k2[55A4]
	R5092	RES_402	k2[50B1]	R7115	RES_402	k2[71B4]	R9003	RES_805	k2[90C8]	XW5501	SHORT_SM	k2[55A4]
	R5093	RES_402	k2[50B1]	R7116	RES_402	k2[71B4]	R9070	RES_402	k2[90B7]	XW5502	SHORT_SM	k2[55A4]
	R5094	RES_402	k2[50B1]	R7117	RES_402	k2[71B5]	R9074	RES_402	k2[90B2]	XW5503	SHORT_SM	k2[55A4]
	R5096	RES_402	k2[50B1]	R7118	RES_402	k2[71B5]	R9075	RES_402	k2[90B2]	XW7100	SHORT_SM	k2[71A6]
	R5190	RES_402	k2[51B2]	R7119	RES_402	k2[71C8]	R9090	RES_805	k2[90C6]	XW7101	SHORT_SM	k2[71B2]
	R5191	RES_402	k2[51C3]	R7120	RES_402	k2[71D7]	R9099	RES_402	k2[90C8]	XW7102	SHORT_SM	k2[71B1]
	R5192	RES_402	k2[51C4]	R7121	RES_402	k2[71D7]	R9140	RES_402	k2[91A6]	XW7103	SHORT_SM	k2[71D2]
	R5200	RES_402	k2[52D7]	R7122	RES_402	k2[71A4]	R9141	RES_402	k2[91B6]	XW7104	SHORT_SM	k2[71D1]
	R5201	RES_402	k2[52D7]	R7123	RES_402	k2[71A4]	R9142	RES_402	k2[91B6]	XW7203	SHORT_SM	k2[72C3]
R5230	RES_402	k2[52A7]	R7126	THERMISTER_402	k2[71C8]	R9160	RES_402	k2[91B3]	XW7204	SHORT_SM	k2[72C2]	
R5231	RES_402	k2[52A7]	R7127	RES_402	k2[71C7]	R9161	RES_402	k2[91A3]	XW7300	SHORT_SM	k2[73B4]	
R5250	RES_402	k2[52D4]	R7130	RES_402	k2[71B4]	R9400	RES_402	k2[94D7]	XW7400	SHORT_SM	k2[74B4]	
R5251	RES_402	k2[52D4]	R7131	THERMISTER_0603-LF	k2[71B4]	R9402	RES_402	k2[94D7]	XW7500	SHORT_SM	k2[75C5]	
R5260	RES_402	k2[52C4]	R7140	RES_603	k2[71B1]	R9403	RES_402	k2[94D7]	XW7600	SHORT_SM	k2[76A5]	
R5261	RES_402	k2[52C4]	R7141	RES_603	k2[71C1]	R9404	RES_402	k2[94C7]	Y2800	CRYSTAL_4PIN_SM-LF	k2[28C7]	
R5270	RES_402	k2[52D2]	R7142	RES_402	k2[71D4]	R9405	RES_402	k2[94C7]	Y2901	CRYSTAL_5X3.2-SM	k2[29C6]	
R5271	RES_402	k2[52D2]	R7143	RES_402	k2[71C4]	R9408	RES_402	k2[94C7]	Y3750	CRYSTAL_SM-3-LF	k2[37B5]	
R5280	RES_402	k2[52C2]	R7197	RES_402	k2[71D6]	R9409	RES_402	k2[94C7]	Y4000	CRYSTAL_HC49-USMD	k2[40B7]	
R5281	RES_402	k2[52C2]	R7199	RES_402	k2[71C7]	R9410	RES_402	k2[94D2]	Y5020	CRYSTAL_SM-4	k2[50C8]	
R5290	RES_402	k2[52B2]	R7200	RES_402	k2[72C3]	R9411	RES_402	k2[94D2]	ZH500	HOLE_VIA	k2[7C1]	
R5291	RES_402	k2[52B2]	R7201	RES_402	k2[72B3]	R9412	RES_402	k2[94D2]	ZH501	HOLE_VIA	k2[7C1]	
R5309	RES_402	k2[53D7]	R7203	RES_1206	k2[72C3]	R9413	RES_402	k2[94C2]	ZH502	HOLE_VIA	k2[7C1]	
R5339	RES_402	k2[53B7]	R7204	RES_402	k2[72C2]	R9414	RES_402	k2[94C2]	ZH503	HOLE_VIA	k2[7C1]	
R5340	RES_402	k2[53A8]	R7241	RES_603	k2[72C2]	R9415	RES_402	k2[94B7]	ZH504	HOLE_VIA	k2[7B1]	
R5341	RES_402	k2[53B7]	R7250	RES_402	k2[72C5]	R9420	RES_402	k2[94D1]	ZH505	HOLE_VIA	k2[7B1]	
R5342	RES_402	k2[53B7]	R7300	RES_402	k2[73B7]	R9421	RES_402	k2[94D1]	ZH506	HOLE_VIA	k2[7B1]	
R5343	RES_1206	k2[53B5]	R7301	RES_402	k2[73B7]	R9422	RES_402	k2[94C2]	ZH507	HOLE_VIA	k2[7B1]	
R5353	RES_402	k2[53D4]	R7306	RES_1206	k2[73C7]	R9800	RES_402	k2[98C6]	ZH508	HOLE_VIA	k2[7B1]	
R5354	RES_402	k2[53D4]	R7310	RES_1206	k2[73A3]	R9801	RES_402	k2[98B6]	ZH509	HOLE_VIA	k2[7B1]	
R5370	RES_402	k2[53C7]	R7311	RES_1206	k2[73A3]	RP3300	RP4K4F_SM-LF	k2[33C4 33C4 33C4 33C4]	ZH510	HOLE_VIA	k2[7C1]	
R5380	RES_SENSE_2512-1	k2[53C3]	R7312	RES_1206	k2[73A3]	RP3305	RP4K4F_SM-LF	k2[33B4 33C4 33C4 33C4]	ZH511	HOLE_VIA	k2[7C1]	
R5381	RES_SENSE_2512-1	k2[53C4]	R7313	RES_1206	k2[73A3]	RP3310	RP4K4F_SM-LF	k2[33D4 33A4 33A4 33A4]	ZH512	HOLE_VIA	k2[7C1]	
R5382	RES_SENSE_2512	k2[53B4]	R7321	RES_402	k2[73C5]	RP3330	RP4K4F_SM-LF	k2[33D4 33B4 33B4 33B4]	ZH513	HOLE_VIA	k2[7C1]	
R5383	RES_402	k2[53B2]	R7323	RES_402	k2[73B5]	RP3334	RP4K4F_SM-LF	k2[33B4 33B4 33B4 33B4]	ZH514	HOLE_VIA	k2[7B1]	
R5384	RES_402	k2[53B2]	R7331	RES_402	k2[73C5]	RP3338	RP4K4F_SM-LF	k2[33A4 33B4 33B4 33A4]	ZH515	HOLE_VIA	k2[7B1]	
R5385	RES_402	k2[53B4]	R7356	RES_1206	k2[73C2]	RP3342	RP4K4F_SM-LF	k2[33B4 33C4 33C4 33C4]	ZH516	HOLE_VIA	k2[7B1]	
R5386	RES_402	k2[53A4]	R7361	RES_402	k2[73C3]	RP3346	RP4K4F_SM-LF	k2[33D4 33C4 33B4 33C4]	ZH517	HOLE_VIA	k2[7B1]	
R5387	RES_402	k2[53B3]	R7371	RES_402	k2[73C3]	RP3350	RP4K4F_SM-LF	k2[33B4 33A4 33B4 33B4]	ZH518	HOLE_VIA	k2[7B1]	
R5388	RES_402	k2[53A3]	R7382	RES_402	k2[73C4]	RP3354	RP4K4F_SM-LF	k2[33B4 33A4 33A4 33B4]	ZH519	HOLE_VIA	k2[7B1]	
R5500	RES_402	k2[55B2]	R7383	RES_402	k2[73B4]	RP3358	RP4K4F_SM-LF	k2[33C4 33C4 33C4 33C4]	ZH520	HOLE_VIA	k2[7C1]	
R5501	RES_402	k2[55A4]	R7384	RES_402	k2[73B4]	RP3362	RP4K4F_SM-LF	k2[33B4 33C4 33D4 33A4]	ZH521	HOLE_VIA	k2[7C1]	
R5510	RES_402	k2[55B3]	R7390	RES_402	k2[73B2]	S5000	SWI_TACT_4SM_EVQPH_S	k2[50D8]	ZH522	HOLE_VIA	k2[7C1]	
R5511	RES_402	k2[55B3]	R7391	RES_402	k2[73B2]	M-LF			ZH523	HOLE_VIA	k2[7C1]	
R5512	RES_402	k2[55B3]	R7400	RES_402	k2[74B7]	S5010	SWI_TACT_4SM_EVQPH_S	k2[50C7]	ZH524	HOLE_VIA	k2[7B1]	
R5570	RES_402	k2[55D4]	R7401	RES_402	k2[74B7]	M-LF			ZH525	HOLE_VIA	k2[7B1]	
R5571	RES_402	k2[55D2]	R7406	RES_1206	k2[74C7]	SC0700	SPRING_CLIP_1P_EMI_C	k2[7B6]	ZH526	HOLE_VIA	k2[7B1]	
R5572	RES_402	k2[55D2]	R7421	RES_402	k2[74C5]	LIP-SM1			ZH527	HOLE_VIA	k2[7B1]	
R5573	RES_402	k2[55D2]	R7423	RES_402	k2[74B5]	SC0701	SPRING_CLIP_1P_EMI_C	k2[7B5]	ZH528	HOLE_VIA	k2[7B1]	
R5600	RES_402	k2[56C7]	R7431	RES_402	k2[74C5]	LIP-SM1			ZH529	HOLE_VIA	k2[7B1]	
R5601	RES_402	k2[56A7]	R7456	RES_1206	k2[74C2]	SC0702	SPRING_CLIP_1P_EMI_C	k2[7B5]	ZH0700	MTGHOLE	k2[7A3]	
R5602	RES_1206	k2[56D6]	R7461	RES_402	k2[74C4]	LIP-SM-K3			ZH0701	MTGHOLE	k2[7A3]	
R5603	RES_805	k2[56D5]	R7471	RES_402	k2[74C3]	SDF0717	PCB_STANDOFF	k2[7A3]	ZH0702	MTGHOLE	k2[7A3]	
R5605	RES_805	k2[56D5]	R7483	RES_402	k2[74B4]	SDF0721	PCB_STANDOFF	k2[7A2]	ZH0703	MTGHOLE	k2[7A2]	
R5606	RES_402	k2[56D6]	R7490	RES_402	k2[74B2]	SDF0724	PCB_STANDOFF	k2[7A6]	ZH0710	MTGHOLE	k2[7A6]	
R5607	RES_805	k2[56B5]	R7491	RES_402	k2[74B2]	SDF0726	HSK_NUT_TH	k2[7A5]	ZH0711	MTGHOLE	k2[7A5]	
R5609	RES_805	k2[56B5]	R7500	RES_402	k2[75D5]	SDF0727	HSK_NUT_TH	k2[7A5]	ZH0712	MTGHOLE	k2[7A5]	
R5610	RES_1206	k2[56B6]	R7501	RES_402	k2[75C2]	SDF3400	PCB_STANDOFF	k2[34A5]	ZH0713	MTGHOLE	k2[7A5]	
R5611	RES_402	k2[56B6]	R7504	RES_402	k2[75D7]	SDF4721	PCB_STANDOFF	k2[47D1]	ZH0714	MTGHOLE	k2[7A4]	
R5698	RES_402	k2[56A7]	R7505	RES_402	k2[75C7]	SDF9000	PCB_STANDOFF	k2[90B7]	ZH0715	MTGHOLE	k2[7A4]	
R5699	RES_402	k2[56C7]	R7506	RES_402	k2[75C7]	SDF9001	PCB_STANDOFF	k2[90A7]	ZH0718	MTGHOLE	k2[7A3]	
R5700	RES_402	k2[57C7]	R7507	RES_402	k2[75D5]	SDF9800	PCB_STANDOFF	k2[98D5]	ZH0719	MTGHOLE	k2[7A3]	
R5701	RES_805	k2[57D5]	R7508	RES_402	k2[75C7]	SDF9801	PCB_STANDOFF	k2[98D5]	ZH0720	MTGHOLE	k2[7A3]	
R5703	RES_805	k2[57D5]	R7510	RES_402	k2[75C4]	SDF9803	PCB_STANDOFF	k2[98B5]	ZH0722	MTGHOLE	k2[7A4]	
R5704	RES_1206	k2[57D5]	R7521	RES_402	k2[75C1]	SDF9804	PCB_STANDOFF	k2[98B5]	ZH0723	MTGHOLE	k2[7A4]	
R5705	RES_402	k2[57D6]	R7522	RES_402	k2[75C1]	SW2800	SWI_TACT_4SM_EVQPH_S	k2[28A4]	ZH0725	MTGHOLE	k2[7A4]	
R5797	RES_402	k2[57C8]	R7539	RES_402	k2[75D6]	M-LF						
R6100	RES_402	k2[61C5]	R7551	RES_402	k2[75B5]	T3900	XFR_LF89245A_SOI	k2[39C5]	U1400	CRESTLINE_FCBGA	k2[14D4]	
R6101	RES_402	k2[61C5]	R7556	RES_1206	k2[75C3]	U1400	CRESTLINE_FCBGA	k2[14D4]	U1400	CRESTLINE_FCBGA	k2[15D4]	
R6114	RES_402	k2[61B4]	R7600	RES_402	k2[76C5]	U1400	CRESTLINE_FCBGA	k2[15D4]	U1400	CRESTLINE_FCBGA	k2[16D5]	
R6190	RES_402	k2[61B6]	R7601	RES_402	k2[76A7]	U1400	CRESTLINE_FCBGA	k2[17D3 17D7]	U1400	CRESTLINE_FCBGA	k2[18D3 18D7]	
R6191	RES_402	k2[61B6]	R7602	RES_402	k2[76A7]	U1400	CRESTLINE_FCBGA	k2[19D5]	U1400	CRESTLINE_FCBGA	k2[20D4 20D7]	